

MODULE 1 - THE INTEL MICROPROCESSORS 8086 ARCHITECTURE

- What is Microprocessor?

It is a small chip used to execute programs.
e.g. Laptop, computers, etc

- Features of Microprocessor

1. It is a single chip which is capable of processing the data. It controls all the components of computers. It executes the instructions sequentially using pipeline.
2. MP requires the following buses

- a. Data bus

It carries data to and from processor and bigger data bus, faster than processor.

- b. Address bus

It carries address where the operation has to be performed.

- c. Control bus

It carries the control signals.

e.g. READ, WRITE, etc.

- Difference between Microprocessor & Microcontroller

MICROPROCESSOR

1. Processor, memory & I/O devices are separate

2. Processor is expensive

3. It is used for general purpose

4. High power consumption

5. e.g. laptop, computer, etc

MICROCONTROLLER

1. Everything are on same / single chip

2. It is cheap

3. It is used for specific purpose

4. Low power consumption

5. AC, remote, washing machine, etc.

• Generation of MP

1. 8085 - 8 bits

2. 8086 - 16 bits

3. 80186 } 16 bits
80286 }

4. 80386 - 32 bits

5. 80486 - 32 bits

6. 80586 Pentium I, II, III

7. Pentium IV

• Features of 8086 MP

1. Size of data bus = 16 bits

Size of address bus = 20 bits

Size of memory = 2^{20} bits = 1048576 = 1 MB

Size of memory is divided into 2 bank

One is odd and one is even.

Size of each memory location = 1 byte = 8 bits

2. It supports pipeline, Pipeline means fetch, decode, execute.


3. It has two operating modes, one is minimum and one is maximum. It supports memory segmentation.

Odd (Higher) 00001 H to FFFFH

Even (Lower) 00000 H to FFFFEH

	A15	A14	A13	A12	A11	A10
00000000	0	0	0	0	0	0
10000000	0	0	0	0	0	1
00000002	0	0	0	0	0	0
00000003	0	0	0	0	0	1

- 8086 CPU architecture
It comprises of 2 units [BIU, EU]



- BIU - BUS INTERFACE UNIT

BIU has following components,

- 1] 6 bytes prefetch queue
- 2] Segment register
- 3] Instruction pointer (IP)
- 4] Address generation circuit

- 1] 6 bytes prefetch queue

- It follows FIFO principle.

This prefetch queue is responsible for pipelining and because of that 8086 MP is called fetch, decode, execute type MP.

When there is 2 bytes space in the instruction prefetch queue then only the next instruction will be pushed into the queue.

- 2] Segment register

- a] Extra Segment register (ES)

- It is a 16 bit register.

- It holds the base address of extra segment.

- Extra segment holds the general purpose data.

- b] Code Segment register (CS)

- It is a 16 bit register.

- It holds the base address of code segment.

- Code segment is used to store all the program.

c] Stack Segment register (SS)

- It is a 16 bit register.
- It holds base address of stack segment.
- Stack segment holds the stack memory.

d] Data Segment register (DS)

- It is a 16 bit register.
- It holds the base address of data segment.
- Data segment is used for storing the general purpose data.

3] Instruction pointer (IP)

- It is 16 bit register.
- It holds the offset value of code segment.
- IP is incremented after every instruction byte is fetched.

4] Address generation circuit.

- A BIU has a physical address generation circuit.
- It generates 20 bits physical address using segment and offset addresses.

Code segment \times 10H + IP = Physical address

16 bits \Rightarrow 20 bits

NOTE ① ES \times 10H + DI ② SS \times 10H + BP ③ DS \times 10H + SI

e.g. CS = 1234H and IP = 0005H

Physical address = 1234H \times 10 + 0005H

$$= 12340H + 0005H$$

$$= 12345H \text{ (20 bits)}$$

- EU - Execution Unit

EU has following components

- 1] General Purpose Register

- 2] Special Purpose Register

- 3] Arithmetic Logic Unit

- 4] Control System

- 5] Flags.

- 1] General Purpose Register

- a] AX (Accumulator)

- It is 16 bit register.

- It is combination of AL and AH register where AL and AH are 8 bit registers.

- Accumulator is most useful register which holds the operand and results during multiplication and division operation.

- b] BX (Base)

- It is a combination of BL and BH register

- 8 bits each.

- It holds the memory address in indirect addressing modes

- c] CX (Counter Register)

- It holds the count of instruction like a loop, rotate, shift and string operation

- d] DX

- It is used with AX register to hold 32 bit value during multiplication & division values.

- It acts as extension of AX register.

2] Special Purpose Register

a] SP (Stack Pointer)

- It points to the stack top.

b] BP (Base Pointer)

- It holds the offset address of any location in stack segment.

c] SI (Source Index)

- It holds offset address in data segment during string operation.

d] DI (Destination Index)

It holds offset address of extra segment during string operation

3] Arithmetic Logic Unit (ALU)


- 8086 have 16 bit ALU

- This ALU perform both 8 bits and 16 bits operation.

4] Control System

- It is also 16 bit component.
- Instructions are already fetched by BIU and stored in prefetched queue. The instruction is removed by prefetched queue and goes to control system for decoding purpose.
- The Control System then generates control signal that inform all part of architecture, that what need to be done for execution.

5] Flags



a) The flag register is divided into 2 parts-

- 1] Status Flags
- 2] Control Flags

1] Status Flag

a) Carry flag -

Set 1 = Carry out of MSB

Reset 0 = No such carry

eg. $\begin{array}{r} 1100 \\ + 0011 \\ \hline 1011 \end{array}$



01111

carry generated, Hence Carry Flag = 1.

b) Parity Flag -

1 = Even Parity

0 = Odd Parity

eg. No. of 1's (01111111) = 7, hence 1.

∴ Parity Flag = 0.

c) Auxiliary Carry Flag -

1 = Carry from Lower Nibble to Higher Nibble

0 = No such carry



eg. $\begin{array}{r} 1100 \\ + 1011 \\ \hline 1011 \end{array}$ means CF = 1, AF = 1.

$\begin{array}{r} 0011 \\ + 1100 \\ \hline 0111 \end{array}$ AF = 1, odd

d] Zero flag -

1 = Result = 0

0 = Result \neq 0

e] Sign flag -

1 = MSB of result is 1 (-ve)

0 = MSB of result is 0 (+ve)

(Used for signed nos)

f] Overflow flag .

1 = overflow occurred

0 = no overflow occurred

OF is calculated as C7

Range { -80H to 7F H

$(-128)_{10}$ to $(127)_{10}$

2] Control flag

a] Trap flag -

This flag is used for single-stepping purpose

1 = Single stepping enable

0 = single stepping disable .

b] Interrupt Flag -

This flag is used to enable and disable the interrupt

1 = Enable

0 = Disable .

c] Direction flag -

It is used in string manipulation.

1 = Auto decrement

0 = Auto increment

$$\textcircled{1} \quad 49H + 22H$$

$$\begin{array}{r}
 43 \quad 0100 \quad 0011 \\
 + 22 \quad 0010 \quad 0010 \\
 \hline
 65 \quad 0110 \quad 0101
 \end{array}$$

$CF = 0$ $ZF = 0$

$PF = 1$ (odd) $SF = 0$ (even) = 1

$AF = 0$ (out) or si -1 $OF = 0$ (even) = 0

$$\textcircled{2} \quad 41H + 51H$$

$$\begin{array}{r}
 41 \quad 0100 \quad 0001 \\
 + 51 \quad 0101 \quad 0001 \\
 \hline
 92 \quad 1001 \quad 0010
 \end{array}$$

$CF = 0$ $ZF = 0$

$PF = 0$ (even) $SF = 1$ (odd)

$AF = 0$ (out) or OF = 1 $(92)_{10} = (146)_{16}$

GPR

SPR

SEGMENT

FLAGS

Program is odd.

• 8086 Pin diagram.

			MAX MODE	MIN MODE
GND	□	1	40	V_{cc}
AD14	□	2	39	AD15
AD13	□	3	38	A16/S3
AD12	□	4	37	A17/S4
AD11	□	5	36	A18/S5
AD10	□	6	35	A19/S6
AD9	□	7	34	BHE/S7
AD8	□	8	33	MN/MX
AD7	□	9	8086	RD
AD6	□	10	CPU	$\overline{RQ}/\overline{GT}_0$ (HOLD)
AD5	□	11		$\overline{RQ}/\overline{GT}_1$ (HLDA)
AD4	□	12		LOCK (WR)
AD3	□	13		S_2 (m/ \overline{IO})
AD2	□	14		\overline{SI} (DT/ \bar{R})
AD1	□	15		\overline{SO} (DEN) Data Enable
ADO	□	16		Q_{SO} (ALE) Add. Latch Enable
NMI	□	17		24 QSI (INTA)
INTR	□	18		23 TEST
CLK	□	19		READY
GND	□	20		21 RESET

Pin active when $1/p = 0$ - active low pins.

S - Status signal

NMI - Non Maskable Interrupt

- PIN 33 - MN/MAX PIN

8086 operates in two modes

- 1] Minimum mode

- 2] Maximum mode

If Pin is connected to V_{cc} (1), 8086 work on MIN mode and if it is connected to GND (0) it works on MAX mode.

- ADD to A15

- Address Data bus pins

- They are bidirectional address / data lines.

- A0 to A15 are multiplex with D0 to D15 data bus

When this lines are use to transmit the memory address, symbol A is used in OF AD, vice versa.

- PIN 19 CLK Pin

- This pin provides the clock input.

- The purpose of clock signal is to maintain

Synchronisation betⁿ all pins & triggers the operatⁿ.

- 8086 works on 6MHz freq. & for that external clock generator 8284 which provides the clock signal to 8086. (8284 provides 18MHz & 3MHz → 0F; i.e., 18/3=6)

- PIN 1 and 20 - GND PIN. (Ground Pin)

- It is enable when Ground pin is zero.

- PIN 40 - V_{cc}) required old 8086 - 11V

- 8086 require +5 volt DC supply & enable when V_{CC}=1

- NMI - PIN 17
- Non Maskable interrupt
- NMI having higher priority and it is hardware interrupt.
- INTR - PIN 18
- Interrupt.
- It is a maskable interrupt (user can enable and disable request).
- Maskable INTR is a lower priority intr & it is also hardware interrupt.
- PIN 38 / 37 - A16/S3 & A17/S4
- This are higher order address lines.
- These address lines are multiplexed with S3 and S4 status signals.
- S3 & S4 status signals are used to identify the segment.
- PIN 36 A18/S5
- Here, address line bit is multiplexed with S5 status signal.
- S5 status signal gives interrupt status if S5=1 then intr enable, else intr disable.
- PIN 35 A19/S6
- S6 status signal is used for data transfer purpose.

- PIN 34 BHE / S7

BHE stands for Bus High Enable & AO is used for Memory Banking.

- It is multiplex with S7 status signal & it is also used for data transfer purpose.
- $BHE = 0 \rightarrow \text{odd}$
- $AO = 0 \rightarrow \text{even}$

- PIN 32 RD (Read)

It is active during read operation.

- MP 8086 performs I/O reads & memory read.
- It is active low pin.

- PIN 23 TEST

It is active low pin.

Wait for test control when $\text{TEST} = 0$, the MP continue its execution & when $\text{TEST} = 1$, MP waits until address of base or example output page 82.

- PIN 22 - READY

This signal is used to synchronise the MP with peripherals.

When $\text{READY} = 1$; peripheral is ready to transfer data.
When $\text{READY} = 0$; peripheral is not ready.

- PIN 21 - RESET

It is used to RESET the MP 8086.

PIN 24 - 31 working both Minimum & maximum mode.
Minimum mode.

- PIN 24 (INTA) : When $ALE = 0 \Rightarrow INTA = 1$
- Interrupt Acknowledgement pin
- On receiving intr signal, the processor issue an ~~INTA~~ INTA signal.
- PIN 25 - ALE.
- Address latch Enable Pin
- When $ALE = 1$; it ^{is} used to transfer addresses.
- $ALE = 0$; it ^{is not} used to carry addresses.
- PIN 26 - DEN

Data Enable

It is active low pin.

- When $DEN = 0$; it is used to transfer data.

Data Transmission/Receiver pin

- When it is high, data is transmitted (WRITE).
- When it is low, data is received (READ).

- PIN 28 (M/I/O)

Memory / Input Output

- When this signal is high, CPU wants to access memory.
- When this signal is low, CPU wants to access I/O devices.

- PIN 29 - WR Write pin
- It is active low pin
- If write = 0, then write operation executes.
- PIN 30-31 - HOLD. Logic pin pair.
- When other device wants to use address of data bus, it sends hold request to the MP 8086 using this pin.
- PIN 30 → HLDA
- Hold Acknowledgement pin
- HLDA is sent by the processor when it receives HOLD signal.

Maximum mode

- PIN 26, 27, 28 \Rightarrow S0 S1 S2 are status signals.
- S0, S1, S2 are status signals which are used to generate control signals.
- This status signals are decoded as follows:

S2	S1	S0	Operations
0	0	0	Interrupt ack.
0	0	1	Cache read
0	1	0	Normal I/O, write
1	0	1	Memory read
1	1	0	Memory write
1	1	1	Inactive.


- PIN 30, 31 \Rightarrow RQ/GTO RQ/GT1 Request Grant
 - RQ pin is used by other processor to force the current processor 8086. On releasing the local bus.
 - This pins are bi-directional.
 - GT pin is used to grant request.
 - The request on GTO have higher priority than GT1.
 - PIN 29 - LOCK
 - It is an output signal activated by lock prefix and remain active until the completion of instruction prefixed by lock.
 - This pin is used to prevent other bus master from gaining control of the bus.
 - PIN 24, 25 - QS0 QS1 Queue status.
 - These signals indicate the status of 8086 queue according to the following table.
- | QS1 | QS0 | Operation |
|-----|-----|----------------------------------|
| 0 | 0 | No operation |
| 0 | 1 | First byte of op code from queue |
| 1 | 0 | Empty the queue |
| 1 | 1 | Subsequent byte from queue |

100000	110000
100000	110000
110000	110000
110000	110000
111111	111111

- 8086 memory banking.
- In 8086 processor, memory is stored in memory location. Each location can hold 1 byte of data.
- Why? One location stores only 1 byte of data?
→ Minimum byte operation needs 1 byte so it is preferred to assign min. memory to one location so that memory is not wasted.
- Whenever 16 bit data is stored in memory, it is stored in 2 consecutive memory location.
- So whenever processor needs to fetch this it first fetches lower bytes and then higher bytes.
- So overall 16 bits processor needs 2 cycles to perform 16 bits operation which leads to memory banking.
- If the memory can be divided into 2 parts, with some algorithm, two 8 bit data can be fetched in one cycle.
- As in 8086, memory is divided into 2 parts-
 - Odd bank (Higher bank)
 - Even bank (Lower bank)

Even bank starts from 00000H to FFFFH

Odd bank starts from 00001H to FFFFH



- Align data
- Location 00000H and 00001H is example of align data, means 8086 can fetch the data from both the location in one cycle.
- Location 00001H and 00002H is example of misalign data, means 8086 requires 2 cycles to access the misalign data.
- A0 and BHE is used to select the bank.

BHE = 0 → odd → Higher bank.
A0 = 0 → even → Lower bank

BHE, A0, Mode
0 0 0 Both the banks are selected & 8086 performs 16 bit operations


0 1 0 Higher bank is selected & 8086 performs 8 bit operations with higher bank only

1 0 0 Lower bank is selected & 8086 performs 8 bit operations with lower bank only

1 1 0 Both the banks are kept idle.

Latch - storage.

• Minimum Mode Configuration of 8086



- 8086 works in minimum mode when MN/M̄ pin is connected to Vcc.
- In minimum mode, 8086 is only processor and other components used in min. mode are as follows -

- 1] 8284 Clock generator
- 2] 8282 (3) 8bit Address latch
- 3] 8286 (2) 8bit data transceiver
- 4] 74138 3:8 Decoder

1] 8282 (3) 8bit address latch

- If ALE = 1, multiplex pins act as address lines
- If ALE = 0, then 8282 + 1C allows the value (add) from this multiplexer lines and then store it in 8282 latch

Following imp. things are used in 8282 -

1] STB - Strobe

This pin is equivalent to ALE.

Whenever STB = 1, then address is allowed inside 8282.

2] OE - Output Enable

Active low pin. In other words, OE = 0.

This pin is used to select 8282 chip.

2] 8284 Clock generator.

This provides the clock signals to 8086 MP which are essential for synchronising the operations of 8086 MP.

8086 is powered with 6MHz frequency. This 6MHz frequency is provided by 8284 clock generator.

8284 have 18MHz clock signals and 3MHz crystal oscillator.

So, $\text{freq} \frac{18}{3} = 6 \text{ MHz}$. Frequency is passed to 8086.

- 3] 8286 (2) 8 bit data transceiver.
- Whenever ALE = 1, its addresses also enters to 8286, to solve this issue, 8286 should be logically disconnected. (However, disconnection is not possible) this is done by \overline{OE} pin.
 - This \overline{OE} pin of 8286 is connected to the \overline{DEN} pin of 8086.


- \overline{DEN} pin decides whether signal from multiplex bus should enter the 8286 transceiver or not.
- Once ALE = 0, $\overline{DEN} = 0$, $\overline{OE} = 0$ which means 8286 allow the data from multiplex bus.
- T pin T=1 transmit, T=0 receive.
- As 8286 is a bidirectional device it should be specified whether the data is transmitted or receive and which is done by T pin of 8286.

- 4] IC 74138 3:8 Decoder and cabineting pin:
- This is a 3:8 decoder and latchless RAM.
 - For this pins are

	M/TO	RD	WR	Action
1	0	1		Memory read
0	0	1		Memory write

Refer min. mode pins for 8086 pin diagram for NMI, INTR, INTA, HOLD, HLDA.

• Maximum Mode Configuration of 8086



In maximum mode, MN/MX pin is connected to the ground.

Following components are used in Maximum mode -

- 1] 8284 clock generation
- 2] 8282 (3) 8bit latch
- 3] 8286 (2) 8 bit data transceiver
- 4] 8288 bus controller

For 1], 2], 3] refer the explanation from minimum mode.

- 4] 8288 Bus controller
- The use of 8288 bus controller is in max. mode for generating the control signals.
 - Here MP doesn't generate control signal by itself instead it generates status signals.
 - This signals are passed to the 8288 bus controller as input and 8288 generates control signals.

	S2	S1	S0	Operations
	0	0	0	Interrupt ack.
	0	0	1	I/O read
	0	1	0	I/O write
	0	1	1	Halt
	1	0	0	Code access
	1	0	1	Memory read
	1	1	0	Memory write
	1	1	1	Inactive

- The output signals generated by status signals (according to diagram).

MRDC Memory Read

MWTC Memory Write

AIWTC Advanced memory write.

IRDC Input read

IWTC Input write

AIOWC Advanced input output write

INTA Interrupt Acknowledge.

- For RQ1/GT0, RQ1, GT1, NMI, INT, TEST refer 8086 pin diagram.

Timing diagrams

Minimum mode Timing diagram (Read cycle),

Minimum Mode Read cycle.

CLK T1 T2 T3 T4

A16/S2-A19/S6
BHE1/S7

AD0-AD15

M1/D M1/D = 1 Memory Read ; M1/D = 0 Read

DT/R

RD

WR

DEN

Q.10) Give description about pulses. Refer 8086 pin diagram.

- In read machine cycle, data is transferred from memory or I/O device to the MP. One machine cycle involves 4 clock cycles also called t-state.
- One t-state = 1 system clock cycle.

Assume 8086 is operating at 6 MHz Frequency so one t-state = $1 \text{ MHz} = 167 \text{ nanosec}$.

- Following activities are performed in 4 clock states

1] T₁ state -

- In T₁ state, ALE goes high. So both multiplex bus carry addresses. This allows the latch to capture the address till ALE goes low.

2] T₂ state -

- MP asks for the data by making the read signal low as addresses are no longer present in multiplex bus, the data transceiver is enabled by DEN.
- Data is coming from the other device. Hence, it will take time to reach the MP.


3] T₃ state -

- Memory starts sending data on databus.
- If READY = 1, it means device is ready & MP completes the machine cycle in next t-state, i.e., T₄ state.
- If READY = 0, it means device is not ready & MP will insert into wait state between T₃ and T₄.



4] T₄ state -

- MP captures the data sent by the memory device.

Minimum mode timing diagram (write cycle),



Minimum Mode Write cycle.



RD

WR

DEN

Maximum mode timing diagram → Read, Write

- Interrupt structure
- Interrupt in 8086 is a special condition that arises while 8086 is executing the main program.
- Then 8086 stops & goes to the ISR (Interrupt Service Routine), MP executes ISR and complete it & then continue the main program.
- There are 256 interrupts in 8086 MP. Each interrupt is defined as "Int n" where n ranges from 0 to 255.

• Interrupt Vector Table (IVT)

- The IVT table in 8086 is the place where the addresses of all 256 interrupts are stored.
- This IVT is itself in the 8086 memory

Eg - Int 3 Breakpoint

Whenever the processor receives this instruction, it goes to the IVT, it gets the location of Int 3 from IVT and then goes to the location into ISR.

- In IVT each location can store 8 bits. So, 4 locations in IVT are used to store 1 interrupt address in which 2 locations for CS and two locations for IP.

• Types of Interrupt.

1] Dedicated intr [0-4]

- 0 - Divide error
- 1 - Single Step
- 2 - NMI
- 3 - Break point intr
- 4 - Overflow intr

2] Reserved intr [5-31] by INTEL

These interrupts are reserved which is used in higher processor and they are not available for user.

3] User defined intr [32-255] / software intr.

ISR for this interrupts are written by the user to service various user-defined conditions.

MODULE 2 - INSTRUCTION SET & PROGRAMMING

- Explain the addressing modes of 8086 MP.

1] Immediate Addressing Mode

The addressing mode in which the data operand itself is a part of the instruction is known as immediate addressing mode.

e.g. MOV AX, 1234H

2] Register Addressing Mode

The data is referred using specific register in which data is stored.

e.g. MOV AX, BX.

3] Direct Addressing mode

In this type of addressing mode, the effective address is directly given into the instruction.

e.g. MOV AX, [1234]. // value at this location is read
The square bracket around 1234 ~~at~~ indicate that it is memory location and not a 16 bit data.

4] Implied Addressing mode

In this addressing mode, operands are implied (not specified)

e.g. LAHF (Load AH reg. from Flag), STC (Set Carry Flag).
CLD (Clear Direction Flag)

5] Indirect Addressing mode-

a] Register Indirect Addressing mode.

- Operand address is the add. of register.
e.g. MOV AX, [BX].
Here CS = 2000H & BX = 1135
- Physical address = CS add * 10H + offset
= 20000 + 1135
= 21135H
- Data store in address 21135H is 234H. So 234H will be stored in AX.

b] Register Relative Addressing mode.

- The address of the operand is given as a sum of register address and a displacement (8 or 16 bit value)

e.g. MOV AX, [BX + 4]
Physical address = DS * 10H + [offset + relative]
Let DS = 4000 ; BX = 2225.
∴ Physical address = 40000000 + [2225 + 4]
= 42229H.

c] Base Indexed Addressing mode

- operand address is given as a sum of base register plus an index register (SI, DI).

e.g. MOV AX, [BX + SI].
Physical address = CS * 10H + [BX + SI]

d] Base Relative plus Addressing mode.

- Operand add. is given as a sum of base register plus an index register (SI, DI) plus displacement

e.g. MOV AX, [BX + SI + 20H]

Physical add = CS * 10H + [BX + SI + 20H]

DATA TRANSFER INSTRUCTION

1) MOV.

MOV destination, source

2) PUSH

PUSH source

3) POP

POP destination

4) XCHG (exchange)

XCHG R1, R2

+ 5) LAHF (Load AH from Flag register)

(8 bits)
load AH with content of lower 8 bits of
Flag register (16 bits)

Flags SF ZF AF PF CF


LAHF

6) XLATB

If this instruction is used then no need to
mention operand.

It is used to translate the content of AL
register into its respective 7 segment
hex code.

e.g. $AL \leftarrow [AL + BX]$




Consider $BX = 1000H$
(start from mem add).

Hex value of each no. from 0 to 9 is stored
in DS (lookup table) in sequential manner.

Eg. MOV BX, ~~OFFSET~~ OFFSET value ;

xlatb ;



(common alias notation) → Lookup table

7) XLAT translation table address

This instruction required to mention the operand
[AL + AL + translation table add]

8) LEA (Load Effective Address)

LEA destination, source add.

Eg. LEA BX, FF03. (1+XA → XA)

Here FF03 is effective add. means
offset value of segment.

Stack

24

FF03

54

FF04

1

FF05

• ARITHMETIC INSTRUCTION.

1) ADD

ADD R1, R2

2) SUB

SUB R1, R2

3) MUL

MUL R1, R2

4) DIV

DIV R1, R2

5) ADC (Add with Carry)

It performs ADD instruction but adds the carry flag to result.
eg. ADC AL, 25H
(AL \leftarrow AL + 25H + carry.)

6) SBB (Subtraction with Borrow)

IF subtracts borrow also.
eg. SBB AL, 25H
(AL \leftarrow AL - 25H - borrow)

7) INC

eg. INC AX
(AX \leftarrow AX + 1)

8) DEC

eg. DEC AX
(AX \leftarrow AX - 1)

9) NEG

This will negate instruction (2's complement)

eg. NEG BX

$$BX = 85 = 0011\ 0101_2$$

2's-complement = +1001011
C B

10) CMP

Compare instruction result isn't stored but flags will be affected [result is not stored]

$$OP1 = OP2 ; ZF = 1$$

$$OP1 < OP2 \quad SF, CF = 1$$

11) DAA (Decimal Adjust for addition)

- It works only on AL register.
- Used when we want to perform addition of 2 decimal no.
- Logic : If lower nibble of AL > 9 , then add 06
If higher nibble of AL > 9 , then add 60.

eg. AL = 15H, CL = 28H

$$ADD AL, CL \quad 15H + 28H = 3DH$$

$$DAA \quad 3DH + 06H = 43H$$

// To convert to decimal answer add 06 to 3D because in 3D lower nibble is greater than 9.

This instruction is used after addition.

12) DAS (Decimal Adjust for subtraction)

- It works only on AL register.
- Used when we want to perform subtraction of 2 decimal no.

Logic - If lower nibble of AL > 9 , then subtract 06

If higher nibble of AL > 9 , then subtract 60

- Here we first perform subtraction of 2 no if result is stored in AL register. Then perform DAS instruction.

eg. AL = 86H CL = 57H

$$SUB AL, CL \quad 86H - 57H = 2FH$$

$$2FH + 06H = 3DH$$

To convert decimal ans. subtract 06 from 2F bcz in 2F lower nibble is greater than 9.

$$2F - 06 = 29$$

IMP 13) AAA (ASCII adjustment for addition)

Case I : If there was no carry, CF & AF are cleared & all register is unchanged and clear the higher nibble of AH. (clear AF)

$$80 + 45 = CF \text{ (No carry)} \rightarrow AH = 00,$$

$$\therefore AF = CF = 0, AH = 00$$

Case II : If addition produces a decimal carry, then increment AH by 1 & CF & AF are set.

$$80 + 45 = 145 \text{ (decimal carry generator)}$$

$$\therefore AH = 01, AL = 45, AF = CF = 1$$

Case III : If addition produces a decimal carry and lower nibble is greater than 9, then increment AH by 1 and CF & AF are set clear higher nibble of AL & add 06 with lower nibble. $88 + 05 = 143$ (decimal carry generator)

$$AH = 01, AF = CF = 1, AL = 00$$

$$0 + 6 = 13 \therefore AL = 03$$

NOTE: higher bit doesn't consider

14) AAS (ASCII adjustment for subtraction)

Case I : $AH = 05, AL = 88$

$$SUB = AL, C1$$

$$AA S, HOB = 1A$$

$$88 - 01 = 87 \text{ (Borrow = 1)}$$

$$AH = 05 - 01 \rightarrow CF = AF = 1, AL = 07$$

$AH = 04$ and DS clear higher nibble of AL

Case 2 : $88 - 08 = 80$ (No carry)

$$AH = 05, CF = AF = 0, AL = 00$$

15) CBW (Convert BYTE to word)

This instruction extend the sign bit of AL register into AH register.

Before execution.

D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	0	1	0	0	1	1	0	0	0	1	1	0

AH register

AL register

After execution

$$AH = 11111111$$

$$AL = 11000110$$

16) CWD (Convert Word to Double word)

copies sign bit of word in AX to all bits of DX.

Before execution

1	0	0	0	0	1	0	0	1	1	0	0	0	1	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

DX register.

1	0	0	0	1	1	0	0	1	1	1	1	0	1	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

AX register

After execution,

$$DX = 1111\ 1111\ 1111\ 111100 = HA$$

$$AX = 1000\ 1100\ 1111\ 0110$$

17) IMUL (Multiplication of 2 signed no.)

- Allows multiplication of 2 signed operands
- Operands can be +ve/-ve.
- Operation IMUL & MUL are same

MOV AL, -04H (FA)

MOV BL, 4H

MUL BL

$$BL \times AL = -4 \times 4$$

$$= (-16)_{10}$$

$$= (FD)H \times 11111111 = HA$$

$$AL = FD$$

$$AH = FFH = 11$$

When operand is in byte it's multiply with AL register and result is stored in AX register.

When operand is word it is multiply with AX register and result is stored in DX, AX register.

Weight X0

11011110101110001

Weight X1

18) AAM (ASCII adjustment for multiplication instruction)

MOV AL, 06H ; ① AH 00 AL 35.1 AAM

MOV BL, 07H ; 35/10

MUL BL → AL = 23H Quotient = 03 remainder = 05

AAM → AL = (35)₁₀. ② AH 03 AL 05

RET

$$05H \times 07H = 23H = (35)_{10}$$

AAM instruction divides the content of AL by 10. After that it stores quotient in AH and remainder in AL.

19) IDIV. (Division of two signed no.s)

- MOV AL, -06H (FA)

MOV BL, 3H

DIV BL/AH = -6/3 = -2 = -2H ← FF + 0 = 0

$$AL = FE$$

$$AH = FF$$

↓ v

$$1111110 \rightarrow 11111111$$

signed bit

20) AAD (ASCII adjustment for division)

When AAD is executed, the two BCD digits are combined into a single binary no. by setting

$$AL = (AH * 10) + AL$$

and clearing AH to 0,

$$\text{eg } CH = 09$$

MOV AX, 0205H

AAD; AH = 0 and AL = 19H (25)

DIV CH, AL = Quotient = 02] decimal.

AH = Remainder 07

• Mix language program

```
#include <stdio.h>
void int a, b, c;
void main()
{
    printf("Enter two no.s");
    scanf("%d %d", &a, &b);
    a = a + b;
    printf("The addition is %d", c);
}
```

Output:

```
Enter two no 2 9
The addition is 11
#include <stdio.h>
c = a + b. ↗
asm {
    mov ax, a
    mov bx, b
    add ax, bx
    mov c, ax.
```

```
printf("Result = %d", c)
getch()
```

MUL, DIV, SUB can also come.

• Logical instructions.

1] AND.

AND BL, AL

$$\text{BL} = 1001\ 0011 = 93H$$

$$\text{AL} = 0111\ 0101 = 75H$$

$$\text{Ans} = 0001\ 0001 = 11H.$$

2] OR.

OR BL, AL

$$\text{AL} = 1001\ 0011 = 93H$$

$$\text{BL} = 0111\ 0101 = 75H$$

$$\text{Ans} = 1111\ 0111 = F7H$$

3] NOT.

NOT AL.

$$\text{AL} = 1001\ 0011 = 93H$$

$$\bar{\text{AL}} = 0110\ 1100 = 75H$$

4] TEST (logical AND)

TEST BL, AL.

$$\text{AL} = 1001\ 0011 = 93H$$

$$\text{BL} = 0111\ 0101 = 75H$$

$$\text{Ans} = 0001\ 0001 = 11H$$

Flag registers are set according to answer value. Result is not stored.