

HABIB UNIVERSITY

DHANANI SCHOOL OF SCIENCE AND ENGINEERING

EE/CS 371/330 - COMPUTER ARCHITECTURE

Final Project Report

RISC-V PROCESSOR

Hafsa Irfan (hi05946) Haania Siddiqui (hs06188) Adnan Asif (aa06204)

June 3, 2021



Task 1 - Single Cycle Processor With Bubble Sort

1. Bubble Sort Assembly Code

$x_{22} = i$, $x_{23} = j$, $x_{28} = \text{address}_i$, $x_{29} = \text{address}_j$, $x_5 = \text{temp}$, $x_8 = 5$

```
1 Loop1:
2 blt x22, x8, Loop2      # i < 5
3 beq x0, x0, Exit
4
5 Loop2:
6 addi x23, x22, 0        # j = i
7 addi x29, x28, 0        # address_j = address_i
8 blt x23, x8, Loop3      # j < 5
9 beq x0, x0, Loop1
10
11 Loop3:
12 ld x12, 0(x28)          # x12 = a[i]
13 ld x13, 0(x29)          # x13 = a[j]
14 blt x12, x13, if
15 addi x23, x23, 1        # j++
16 addi x29, x29, 8        # address_j +=8
17 blt x23, x8, Loop3      # j < 8
18 addi x22, x22, 1        # i++
19 addi x28, x28, 8        # address_i +=8
20 beq x0, x0, Loop1
21
22 if:
23 add x5, x12, x0          # temp = a[i]
24 sd x13, 0(x28)          # a[i] = a[j]
25 sd x5, 0(x29)           # a[j] = temp
26 addi x23, x23, 1        # j++
27 addi x29, x29, 8        # address_j +=8
28 blt x23, x8, Loop3      # j < 8
29 addi x22, x22, 1        # i++
30 addi x28, x28, 8        # address_i +=8
31 beq x0, x0, Loop1
32
33 Exit:
34
35
```

Listing 1: main

Bubble Sort with only add, addi, sub, ld, sd, blt and beq instructions.

The C++ Code for Bubble Sort

```
1 for (int i = 0; i<5; i++){
2     for (int j = i; j<5; j++){
3         if (a[i] < a[j]){
4             int temp = a[i];
5             a[i] = a[j];
6             a[j] = temp;
7         }
8     }
9 }
10
```

Listing 2: main

2. Changes to The Single - Cycle Processor For Blt Instruction

a CONTROL UNIT

```
1 module control_Unit(OpCode, ALUOp, Branch, MemRead, MemtoReg, MemWrite, ALUSrc,
   RegWrite);
2     input [6:0] OpCode;
3     output reg Branch;
4     output reg MemRead;
5     output reg MemtoReg;
6     output reg MemWrite;
7     output reg ALUSrc;
```

```

8      output reg RegWrite;
9      output reg [1:0] ALUOp;
10
11  always @(OpCode)
12  begin
13      case(OpCode)
14          7'b0110011: //R-type
15              begin
16                  ALUSrc = 1'b0;
17                  MemtoReg = 1'b0;
18                  RegWrite = 1'b1;
19                  MemRead = 1'b0;
20                  MemWrite = 1'b0;
21                  Branch = 1'b0;
22                  ALUOp = 2'b10;
23              end
24          7'b0000011: //I-type (ld)
25              begin
26                  ALUSrc = 1'b1;
27                  MemtoReg = 1'b1;
28                  RegWrite = 1'b1;
29                  MemRead = 1'b1;
30                  MemWrite = 1'b0;
31                  Branch = 1'b0;
32                  ALUOp = 2'b00;
33              end
34          7'b0100011: //I-type (sd)
35              begin
36                  ALUSrc = 1'b1;
37                  MemtoReg = 1'bx;
38                  RegWrite = 1'b0;
39                  MemRead = 1'b0;
40                  MemWrite = 1'b1;
41                  Branch = 1'b0;
42                  ALUOp = 2'b00;
43              end
44          7'b0010011: //addi
45              begin
46                  ALUSrc = 1'b1;
47                  MemtoReg = 1'b0;
48                  RegWrite = 1'b1;
49                  MemRead = 1'b0;
50                  MemWrite = 1'b0;
51                  Branch = 1'b0;
52                  ALUOp = 2'b00;
53              end
54          7'b1100011: // SB- type (beq/blt)
55              begin
56                  ALUSrc = 1'b0;
57                  MemtoReg = 1'bx;
58                  RegWrite = 1'b0;
59                  MemRead = 1'b0;
60                  MemWrite = 1'b0;
61                  Branch = 1'b1;
62                  ALUOp = 2'b01;
63              end
64
65          default:
66              begin
67                  ALUSrc = 1'b0;
68                  MemtoReg = 1'b0;
69                  RegWrite = 1'b0;
70                  MemRead = 1'b0;
71                  MemWrite = 1'b0;
72                  Branch = 1'b0;
73                  ALUOp = 2'b00;

```

```

74         end
75     endcase
76     end
77
78 endmodule

```

Listing 3: main

Lines 54 - 63:

- The seven control signals are set based on the input signals to the control unit, which are the OpCode bits 6:0.
- The OpCode for beq/blt instruction is same and so their signals are also same since both require jumping to a specific memory address with no reading/writing.
- ALUOp is assigned '01' for both blt and beq

b ALU CONTROL

```

1  module ALU_Control( ALUOp, Funct, Operation);
2      input [1:0] ALUOp;
3      input [3:0] Funct;
4      output reg [3:0] Operation;
5
6
7
8      always @(*)
9          begin
10             case(ALUOp)
11             2'b00:
12                 begin
13                     Operation = 4'b0010;
14                 end
15             2'b01:                                     // branch type instructions
16                 begin
17                     case(Funct[2:0])
18                     3'b000:                             // beq
19                         begin
20                             Operation = 4'b0110; // subtract
21                         end
22                     3'b100:                             // blt
23                         begin
24                             Operation = 4'b0100; // less than operation
25                         end
26                     endcase
27                 end
28
29
30             2'b10:
31                 begin
32                     case(Funct)
33                     4'b0000:
34                         begin
35                             Operation = 4'b0010;
36                         end
37                     4'b1000:
38                         begin
39                             Operation = 4'b0110;
40                         end
41                     4'b0111:
42                         begin
43                             Operation = 4'b0000;
44                         end
45                     4'b0110:
46                         begin
47                             Operation = 4'b0001;
48                         end
49                     endcase

```

```

50     end
51     endcase
52 end
53
54 endmodule

```

Listing 4: main

- Modified the ALU Control that generates the 4-bit ALU Control input.
- The Control Unit takes as input the Func Field [1-bit from funct7 field (bit 30) + 3-bit funct3 field (bits 14:12)] and a 2-bit control field which we call ALUOp. The output is a 4-bit signal (determined by Func and ALUOp field) that directly controls the ALU by generating one of six operations to be performed in our case.
- ALUOp indicates whether the operation to be performed should be add (00) for loads and stores, or be determined by the operation encoded in the funct7 and funct3 fields (10, 01). We added an additional case structure when ALUOp was '01' i.e. when there was a branch type instruction. We checked for two types under that.

Lines 14 - 26:

- Beq instruction (tests for equality): When Func field's least three significant bits were '000' (i.e. when funct3 field was '000'), we would require a subtract operation to subtract and test if equals 0 and so subtract operation was assigned.
- Blt instruction (tests for lesser than): When Func field's least three significant bits were '100' (i.e. when funct3 field was '100'), we would require a check less than operation and so less than operation was assigned.

c ALU

```

1  module ALU(a,b,ALUOp,Result,Zero);
2      input [63:0] a, b;
3      input [3:0] ALUOp;
4      output reg [63:0] Result;
5      output Zero;
6
7
8
9      always@(a or b or ALUOp)
10         begin
11             case (ALUOp)
12                 4'b0000: Result = a & b;           // AND
13                 4'b0001: Result = a | b;           // OR
14                 4'b0010: Result = a + b;           // Addition
15                 4'b0110: Result = a - b;           // Subtraction
16                 4'b1100: Result = ~(a | b);        // Nor
17                 4'b0100: Result = ( a < b)? 0: 1;  // Lesser than
18             endcase
19         end
20         assign Zero =(Result==0); //equal or <
21
22
23 endmodule

```

Listing 5: main

- For each of the operations assigned in ALU_Control, appropriate operation is performed in ALU. Modified the ALU to add '<' operation for the blt instruction.
- If first value is lesser than the second value, then '0' is assigned to Result. If Result == 0 then just like the beq instruction, '0' would be assigned to Zero . With this, no additional changes in the hardware are required to check for an additional branch type instruction.
- When the Branch control signal is 0, the PC is unconditionally replaced with PC + 4; otherwise, the PC is replaced by the branch target if the Zero output of the ALU is high (when $a < b$ or $a - b = 0$) inline with our hardware structure where a selection line of mux which decides the address of the next instruction is Branch & Zero.

3. Changes To The Single Cycle Processor For Running Bubble Sort

a INSTRUCTION MEMORY

```
1 module InstructionMemory(Inst_Address, Instruction);
2   input [63:0] Inst_Address;
3   output reg [31:0] Instruction;
4   reg [7:0] InstMemory [95:0];
5   integer i;
6
7   initial
8     begin
9       //blt x22, x8,8
10      InstMemory[0] = 8'b01100011;
11      InstMemory[1] = 8'b01000100;
12      InstMemory[2] = 8'b10001011;
13      InstMemory[3] = 8'b0;
14
15      //beq x0,x0,92
16      InstMemory[4] = 8'b01100011;
17      InstMemory[5] = 8'b00001110;
18      InstMemory[6] = 8'b00000000;
19      InstMemory[7] = 8'b00000100;
20
21      //addi x23,x22,0
22      InstMemory[8] = 8'b10010011;
23      InstMemory[9] = 8'b00001011;
24      InstMemory[10] = 8'b00001011;
25      InstMemory[11] = 8'b0;
26
27      //addi x29,x28,0
28      InstMemory[12] = 8'b10010011;
29      InstMemory[13] = 8'b00001110;
30      InstMemory[14] = 8'b00001110;
31      InstMemory[15] = 8'b0;
32
33      //blt x23,x8,Loop3
34      InstMemory[16]= 8'b01100011;
35      InstMemory[17] = 8'b11000100;
36      InstMemory[18] = 8'b10001011;
37      InstMemory[19] = 8'b0;
38
39      //beq x0,x0, Loop1
40      InstMemory[20] = 8'b11100011;
41      InstMemory[21] = 8'b00000110;
42      InstMemory[22] = 8'b00000000;
43      InstMemory[23] = 8'b11111110;
44
45      //ld x12, 0(x28) - x12 = a[i]
46      InstMemory[24] = 8'b00000011;
47      InstMemory[25] = 8'b00110110;
48      InstMemory[26] = 8'b00001110;
49      InstMemory[27] = 8'b00000000;
50
51
52      //ld x13, 0(x29) - x13 = a[j]
53      InstMemory[28]=8'b10000011;
54      InstMemory[29]=8'b10110110;
55      InstMemory[30]=8'b00001110;
56      InstMemory[31]=8'b00000000;
57
58      //blt x12,x13,if
59      InstMemory[32]=8'b01100011;
60      InstMemory[33]=8'b01001110;
61      InstMemory[34]=8'b11010110;
62      InstMemory[35]=8'b00000000;
63
```

```

64 //addi x23,x23,1 - j++
65 InstMemory[36]=8'b10010011;
66 InstMemory[37]=8'b10001011;
67 InstMemory[38]=8'b00011011;
68 InstMemory[39]=8'b00000000;
69
70 //addi x29,x29,8 - locj+= 8
71 InstMemory[40]=8'b10010011;
72 InstMemory[41]=8'b10001110;
73 InstMemory[42]=8'b10001110;
74 InstMemory[43]=8'b00000000;
75
76 //blt x23,x8,Loop3
77 InstMemory[44]=8'b11100011;
78 InstMemory[45]=8'b11000110;
79 InstMemory[46]=8'b10001011;
80 InstMemory[47]=8'b11111110;
81
82 //addi x22,x22,1 #i++
83 InstMemory[48]=8'b00010011;
84 InstMemory[49]=8'b00001011;
85 InstMemory[50]=8'b00011011;
86 InstMemory[51]=8'b00000000;
87
88 //addi x28, x28,8 - loci+=8
89 InstMemory[52]=8'b00010011;
90 InstMemory[53]=8'b00001110;
91 InstMemory[54]=8'b10001110;
92 InstMemory[55]=8'b0;
93
94 //beq x0,x0,Loop1
95 InstMemory[56]=8'b11100011;
96 InstMemory[57]=8'b00000100;
97 InstMemory[58]=8'b00000000;
98 InstMemory[59]=8'b11111100;
99
100 //add x5,x12,x0 - temp = a[i]
101 InstMemory[60]=8'b10110011;
102 InstMemory[61]=8'b00000010;
103 InstMemory[62]=8'b00000110;
104 InstMemory[63]=8'b0;
105
106 //sd x13, 0(x28) - a[i]=a[j]
107 InstMemory[64]=8'b00100011;
108 InstMemory[65]=8'b00110000;
109 InstMemory[66]=8'b11011110;
110 InstMemory[67]=8'b0;
111
112 //sd x5, 0(x29) - a[j]=temp
113 InstMemory[68]=8'b00100011;
114 InstMemory[69]=8'b10110000;
115 InstMemory[70]=8'b01011110;
116 InstMemory[71]=8'b0;
117
118 //addi x23,x23,1 - j++
119 InstMemory[72]=8'b10010011;
120 InstMemory[73]=8'b10001011;
121 InstMemory[74]=8'b00011011;
122 InstMemory[75]=8'b0;
123
124 //addi x29,x29,8 - locj+= 8
125 InstMemory[76]=8'b10010011;
126 InstMemory[77]=8'b10001110;
127 InstMemory[78]=8'b10001110;
128 InstMemory[79]=8'b00000000;
129

```

```

130         //blt x23,x8,Loop3:
131         InstMemory[80]=8'b11100011;
132         InstMemory[81]=8'b11000100;
133         InstMemory[82]=8'b10001011;
134         InstMemory[83]=8'b11111100;
135
136         //addi x22,x22,1 - i++
137         InstMemory[84]=8'b00010011;
138         InstMemory[85]=8'b00001011;
139         InstMemory[86]=8'b00011011;
140         InstMemory[87]=8'b0;
141
142         //addi x28, x28,8 - loci+=8
143         InstMemory[88]=8'b00010011;
144         InstMemory[89]=8'b00001110;
145         InstMemory[90]=8'b10001110;
146         InstMemory[91]=8'b0;
147
148         //beq x0,x0,Loop1
149         InstMemory[92]=8'b11100011;
150         InstMemory[93]=8'b00000010;
151         InstMemory[94]=8'b00000000;
152         InstMemory[95]=8'b11111010;
153
154     end
155     always @(Inst_Address)
156     begin
157         Instruction = {InstMemory[Inst_Address + 3], InstMemory[Inst_Address + 2],
158             InstMemory[Inst_Address + 1], InstMemory[Inst_Address]} ;
159     end
160 endmodule
161

```

Listing 6: main

Each instruction of the assembly language bubble sort was converted into a 32-bit address.

b REGISTER FILE

```

1  initial
2      begin
3          for (i = 0; i < 32; i = i + 1)
4              begin
5                  Registers[i] = 0;
6              end
7          Registers[8] = 5;

```

Listing 7: main

Assigned the 8th register (x8) the value 5 ie number the elements we'll be sorting in bubble sort and all the other registers are assigned the value 0.

c DATA MEMORY

```

1  initial
2      begin
3          for (i = 0; i < 64; i = i + 1)
4              begin
5                  DataMemory[i] = 0;
6              end
7          DataMemory[0] = 8'd2;
8          DataMemory[8] = 8'd1;
9          DataMemory[16] = 8'd3;
10         DataMemory[24] = 8'd0;
11         DataMemory[32] = 8'd4;

```

Listing 8: main

The elements in memory are initially kept in the order: 2,1,3,0,4.
After sorting they must be in order: 4,3,2,1,0.

4. Bubble Sort Results




Figure 1:




Figure 2: Memory Contents

EDA Link for Detailed EP Wave: <https://www.edaplayground.com/x/a4hy>

Task 2 - Introducing Pipelining


In the first part we saw a single cycle processor which was capable of running Bubble sort, but a problem with that type of implementation is that the processor executes a single instruction at a time, and once that instruction is completed only then execution of the next instruction is started. We can already see how this would be extremely inefficient and would waste a lot of processing power, since most of the components of our processors would be doing nothing. This is why in this part we would try to overcome this by modifying our Single cycle processor by introducing pipelining.

Pipelining would let us execute multiple instructions at the same time, this depends on the number of stages we have in our pipeline. This section would discuss how this works in depth, but for now one can think about this as if one component is working on certain part of the instruction then the other would be working on the other part. For our Risc-V processor, we'll be adding a five stage pipeline, this means that our processor would be able to work on 5 instructions at a time. We'll divide the processor we implemented in following 5 stages:

- IF : Instruction Fetch
- ID : Instruction decode and register file read

- EX : Execution or address calculation
- MEM : Data memory access
- WB : Write back

The figure below shows how we'll be dividing the single cycle processor. Note that this diagram doesn't represent the final pipelining.



The ideal pipeline would be the one where instructions only move forward, but on the figure above, we can see two wires represented by blue, which show that output from a component is going back, these are two exceptions in our left to right instruction flow. This is due to the write-back stage, which places the result back into the register file in the middle of the datapath and the selection of the next value of the PC, choosing between the incremented PC and the branch address from the MEM stage.

Now of-course the main question that arises is that how are we going to actually implement this, and what exactly is the significance of each stage. So let's get into it. So, in order to add pipelines to our current processor, we'll add 4 intermediate registers, a control line and a forwarding unit. Along with this, we have also extended these registers to store the control lines passed from one stage to another. These registers would be synchronized with the clock and on each positive edge they would either send the stored contents for further processing or they would be flushed. The figure below represents the registers we are going to add in our processor.


```

1 module IF_ID(clk,reset,PC_Out, Instruction, IF_ID_Inst, IF_ID_PC_Out);
2
3     input clk, reset;
4     input [63:0] PC_Out;
5     input [31:0] Instruction;
6     output reg [31:0] IF_ID_Inst;
7     output reg [63:0] IF_ID_PC_Out;
8
9     always @(*)
10
11         if (reset)
12             begin
13                 IF_ID_Inst=0;
14
15                 IF_ID_PC_Out=0;
16
17             end
18     always@(posedge clk)
19         if (clk)
20             begin
21                 IF_ID_Inst=Instruction;
22                 IF_ID_PC_Out=PC_Out;
23             end
24
25 endmodule

```

Listing 9: IF/ID register

In our top level module, following connections are made before sending everything to the IF/ID register which on the next clock cycle would send the contents to the further stage. The the outputs from this register are the intermediate connections between the Instruction Fetch and the Instruction decode stage. Also note that in the code below, the muxp12 is the offset value if the previous intruction was a branch instruction,

```

1
2 Program_Counter p1(clk, reset, muxp12,PC_Out, PC_Write);
3
4 Adder AddInc (PC_Out, 64'd4, adder1out);
5
6 InstructionMemory I1(PC_Out, Instruction);
7
8 IF_ID if_id (clk,reset,PC_Out, Instruction, IF_ID_Inst, IF_ID_PC_Out);

```

Stage 2 - Instruction Decode (ID)

This is the second stage of our pipeline and this takes care of decoding the instruction and reading from the registers or writing to the register. So first it gets the instruction fetched by the IF stage and this receives the information through following wires.

```

1     wire [63:0] IF_ID_PC_Out;
2     wire [31:0] IF_ID_Inst;

```

And then this Instruction is passed on to the instruction parser and the Data Extractor module, so now the 32 bit instructions is decoded and we know it's opcode, rd, rs1, rs2 and then the RegisterFile reads the contents of the registers or write back to it (Note than in order to write back we'll get signals from the MEM/WEB register which means it is a right to left operation but it doesn't disturb the flow of the program). An essential part of this stage is the Control Unit which uses opcode to to forward signals which would be the control line for ALU, and other signals that would act as a register to determine other operations in the processor. Then all the contents of the intermediate wires of IF/ID stage are forward to the ID/EX stage.

```

1     wire [6 :0] opcode;
2     wire [4:0] IF_ID_rd;
3     wire [2:0] IF_ID_funct3;
4     wire [4:0] IF_ID_rs1;

```

```

5  wire [4:0] IF_ID_rs2;
6  wire [6:0] IF_ID_funct7;
7  //output of Data Extractor
8  wire [63:0] IF_ID_imm_data;
9  // output of CU
10 wire IF_ID_Branch, IF_ID_MemRead, IF_ID_MemtoReg, IF_ID_MemWrite, IF_ID_ALUsrc,
    IF_ID_RegWrite;
11 wire [1:0] IF_ID_ALUop;
12 //output of register file
13
14 wire [63:0] IF_ID_ReadData1;
15 wire [63:0] IF_ID_ReadData2;
16
17
18 InstructionParser ip1 (IF_ID_Inst, opcode, IF_ID_rd, IF_ID_funct3, IF_ID_rs1,
    IF_ID_rs2, IF_ID_funct7);
19
20 imm_data_extractor d1(IF_ID_Inst, IF_ID_imm_data);
21
22
23 Control_Unit c1(opcode, IF_ID_Branch, IF_ID_MemRead, IF_ID_MemtoReg, IF_ID_ALUop,
    IF_ID_MemWrite, IF_ID_ALUsrc, IF_ID_RegWrite);
24
25
26 registerFile r1 (clk, reset, MEM_WB_mux, IF_ID_rs1, IF_ID_rs2, MEM_WB_rd,
    MEM_WB_RegWrite, IF_ID_ReadData1, IF_ID_ReadData2);
27
28
29
30 ID_EX i2 (clk, reset
31           , {IF_ID_Inst[30], IF_ID_Inst[14:12]},
32           IF_ID_rs1,
33           IF_ID_rs2,
34           IF_ID_rd,
35           IF_ID_PC_Out,
36           IF_ID_ReadData1,
37           IF_ID_ReadData2,
38           IF_ID_imm_data,
39           IF_ID_Branch,
40           IF_ID_MemRead,
41           IF_ID_MemtoReg,
42           IF_ID_ALUop,
43           IF_ID_MemWrite,
44           IF_ID_ALUsrc,
45           IF_ID_RegWrite,
46           ID_EX_Inst,
47           ID_EX_rs1,
48           ID_EX_rs2,
49           ID_EX_rd,
50           ID_EX_PC_Out,
51           ID_EX_ReadData1,
52           ID_EX_ReadData2,
53           ID_EX_imm_data,
54           ID_EX_Branch,
55           ID_EX_MemRead,
56           ID_EX_MemtoReg,
57           ID_EX_ALUop,
58           ID_EX_MemWrite,
59           ID_EX_ALUsrc,
60           ID_EX_RegWrite );

```

Now on the next positive edge the contents are forwarded to the Execution stage through the ID/EX wire, through the following register.

```

1  module ID_EX(
2      input clk, reset,

```

```

3     input [3:0] IF_ID_instruction,
4     input [4:0] IF_ID_rd, IF_ID_rs1, IF_ID_rs2,
5     input [63:0] IF_ID_ReadData1, IF_ID_ReadData2,
6     input [63:0] IF_ID_imm_data, IF_ID_PC_Out,
7     input [1:0] IF_ID_ALUOp,
8     input IF_ID_ALUSrc,
9
10    input IF_ID_BranchEq,
11    input IF_ID_BranchGt,
12
13    input IF_ID_MemRead,
14    input IF_ID_MemWrite,
15    input IF_ID_RegWrite,
16    input IF_ID_MemtoReg,
17
18    output reg [3:0] ID_EX_instruction,
19    output reg [4:0] ID_EX_rd, ID_EX_rs2, ID_EX_rs1,
20    output reg [63:0] ID_EX_imm_data, ID_EX_ReadData2,
21    output reg [63:0] ID_EX_ReadData1, ID_EX_PC_Out,
22    output reg ID_EX_ALUSrc,
23    output reg [1:0] ID_EX_ALUOp,
24
25    output reg ID_EX_BranchEq,
26    output reg ID_EX_BranchGt,
27
28    output reg ID_EX_MemRead,
29    output reg ID_EX_MemWrite,
30    output reg ID_EX_RegWrite,
31    output reg ID_EX_MemtoReg
32 );
33
34 always@(posedge clk or reset)
35 begin
36     if(reset)
37         begin
38             ID_EX_instruction = 0;
39             ID_EX_rd = 0;
40             ID_EX_rs2 = 0;
41             ID_EX_rs1 = 0;
42             ID_EX_imm_data = 0;
43             ID_EX_ReadData2 = 0;
44             ID_EX_ReadData1 = 0;
45             ID_EX_PC_Out = 0;
46             ID_EX_ALUOp = 0;
47             ID_EX_ALUSrc = 0;
48             ID_EX_MemRead = 0;
49             ID_EX_MemWrite = 0;
50             ID_EX_RegWrite = 0;
51             ID_EX_MemtoReg = 0;
52             ID_EX_BranchEq = 0;
53             ID_EX_BranchGt = 0;
54         end
55     else if(clk)
56         begin
57             ID_EX_instruction = IF_ID_instruction;
58             ID_EX_rd = IF_ID_rd;
59             ID_EX_rs2 = IF_ID_rs2;
60             ID_EX_rs1 = IF_ID_rs1;
61             ID_EX_imm_data = IF_ID_imm_data;
62             ID_EX_ReadData2 = IF_ID_ReadData2;
63             ID_EX_ReadData1 = IF_ID_ReadData1;
64             ID_EX_PC_Out = IF_ID_PC_Out;
65             ID_EX_ALUOp = IF_ID_ALUOp;
66             ID_EX_ALUSrc = IF_ID_ALUSrc;
67             ID_EX_MemRead = IF_ID_MemRead;
68             ID_EX_MemWrite = IF_ID_MemWrite;

```

```

69             ID_EX_RegWrite = IF_ID_RegWrite;
70             ID_EX_MemtoReg = IF_ID_MemtoReg;
71             ID_EX_BranchEq = IF_ID_BranchEq;
72             ID_EX_BranchGt = IF_ID_BranchGt;
73         end
74     end
75 endmodule

```

Stage 3 - Execution

This is the part where all the calculations happen. This stage is responsible for two main tasks:

- If the instruction is a branch instruction, then the offset value to be added in order to find the address of the next location is calculated by adder.
- The ALU resides here, so all the operations are executed here.

Now from the Instruction Decode register we got the ALUop, which is the control line for the ALU, and then the value that is to be send to the registers is controlled by the two MUX, but we'll discuss them when we discuss the Forwarding Unit and how the data hazards are handled. For now we can focus on what exactly is the Execution stage doing. Once all the values are calculated, we send the control lines we got from the ID/EX stage and the values we calculated to the Memory stage, through EX/MEM stage.

```

1
2     Adder branch(ID_EX_PC_Out, ID_EX_imm_data << 1, adder2out);
3
4     ALU_Control alu1( ID_EX_ALUop, ID_EX_Inst, ID_EX_OP);
5
6
7
8     EX_MEM reg3 (clk, reset,
9                 ID_EX_rd, ID_EX_mux_ForwardB, ID_EX_ALU, ID_EX_ALUzero, adder2out,
10                ID_EX_Branch, ID_EX_MemRead, ID_EX_MemWrite, ID_EX_RegWrite, ID_EX_MemtoReg,
11                EX_MEM_rd, EX_MEM_mux_ForwardB, EX_MEM_mux_Alu, EX_MEM_ALUzero,
12                EX_MEM_adder2out, EX_MEM_Branch, EX_MEM_MemRead, EX_MEM_MemWrite, EX_MEM_RegWrite
13                , EX_MEM_MemtoReg);

```

The ID/EX muxForwardA and ForwardB are the outputs from the mux whose control line is handled by the Forwarding unit, which we would further explain while explaining the forwarding unit. On the next cycle this is forwarded to the Memory stage through the following register.

```

1 module EX_MEM(
2     input clk, reset,
3     input [4:0] ID_EX_rd,
4     input [63:0] ID_EX_mux_ForwardB, ID_EX_mux_ALU,
5     input ID_EX_ALUzero,
6     input [63:0] adder2out,
7     input ID_EX_Branch,
8     input ID_EX_MemRead,
9     input ID_EX_MemWrite,
10    input ID_EX_RegWrite,
11    input ID_EX_MemtoReg,
12
13    output reg [4:0] EX_MEM_rd,
14    output reg [63:0] EX_MEM_mux_ForwardB, EX_MEM_mux_ALU,
15    output reg EX_MEM_ALUzero,
16    output reg [63:0] EX_MEM_adder2out,
17    output reg EX_MEM_Branch,
18    output reg EX_MEM_MemRead,
19    output reg EX_MEM_MemWrite,
20    output reg EX_MEM_RegWrite,
21    output reg EX_MEM_MemtoReg
22
23 );
24

```

```

25 always @ (posedge clk or reset)
26 begin
27     if (reset)
28         begin
29             EX_MEM_rd = 0;
30             EX_MEM_mux_ForwardB = 0;
31             EX_MEM_ALUzero = 0;
32             EX_MEM_mux_ALU = 0;
33             EX_MEM_adder2out = 0;
34             EX_MEM_Branch = 0;
35             EX_MEM_MemRead = 0;
36             EX_MEM_MemWrite = 0;
37             EX_MEM_RegWrite = 0;
38             EX_MEM_MemtoReg = 0;
39         end
40     else if (clk)
41         begin
42             EX_MEM_rd = ID_EX_rd;
43             EX_MEM_mux_ForwardB = ID_EX_mux_ForwardB;
44             EX_MEM_mux_ALU = ID_EX_mux_ALU;
45             EX_MEM_ALUzero = ID_EX_ALUzero;
46             EX_MEM_adder2out = adder2out;
47             EX_MEM_Branch = ID_EX_Branch;
48             EX_MEM_MemRead = ID_EX_MemRead ;
49             EX_MEM_MemWrite = ID_EX_MemWrite ;
50             EX_MEM_RegWrite = ID_EX_RegWrite;
51             EX_MEM_MemtoReg = ID_EX_MemtoReg;
52         end
53     end
54 endmodule

```

Stage 4 - Memory Access

This stage has the only module which is Data Memory, but this register is also used to send back some signals, so it checks if the MemRead or MemWrite are high and accordingly performs the operation and sets the control lines to write data or read from the memory. This also sends back the contents of the registers to the Execution stage for calculations in order to handle data hazards. The main purpose of this register is to Write Data to the memory if the MemWrite signal is high, and read from the memory from the given register if the MemRead signal is high. This sends the contents of the registers and further control signals to the last stage of the pipeline through the MEM/WB register, which we'll also see below,

```

1 Data_Memory dm1(clk, EX_MEM_mux_Alu, EX_MEM_mux_ForwardB, EX_MEM_MemWrite,
2   EX_MEM_MemRead, EX_MEM_readData,element1,element2,element3,element4,element5);
3
4 MEM_WB reg4 (clk, reset,
5   EX_MEM_rd, EX_MEM_mux_Alu, EX_MEM_readData, EX_MEM_RegWrite,
6   EX_MEM_MemtoReg,
7   MEM_WB_rd, MEM_WB_mux_ALU, MEM_WB_readData, MEM_WB_RegWrite,
8   MEM_WB_MemtoReg);
9
10 MUX xd (MEM_WB_mux_ALU, MEM_WB_read

```

```

1 module MEM_WB(
2   input clk, reset,
3   input [4:0] EX_MEM_rd,
4   input [63:0] EX_MEM_mux_ALU,
5   input [63:0] EX_MEM_readData,
6   input EX_MEM_RegWrite,
7   input EX_MEM_MemtoReg,
8
9   output reg [4:0] MEM_WB_rd,
10  output reg [63:0] MEM_WB_mux_ALU,
11  output reg [63:0] MEM_WB_readData,
12  output reg MEM_WB_RegWrite,

```



```

13         output reg MEM_WB_MemtoReg
14
15     );
16
17     always @ (posedge clk or posedge reset)
18     begin
19         if (reset)
20         begin
21             MEM_WB_rd = 0;
22             // MEM_WB_mux_ALU = 0;
23             MEM_WB_readData = 0;
24             MEM_WB_RegWrite = 0;
25             MEM_WB_MemtoReg = 0;
26
27         end
28         else if (clk)
29         begin
30             MEM_WB_rd <= EX_MEM_rd;
31             MEM_WB_mux_ALU <= EX_MEM_mux_ALU;
32             MEM_WB_readData <= EX_MEM_readData;
33             MEM_WB_RegWrite <= EX_MEM_RegWrite;
34             MEM_WB_MemtoReg <= EX_MEM_MemtoReg;
35
36         end
37     end
38 endmodule

```

Stage 5 - Write Back

This is the final stage of the processor, the right most part of the figure, it receives following contents from the MEM/WB register

```

1     wire [4:0] MEM_WB_rd;
2     wire [63:0] MEM_WB_mux_ALU;
3     wire [63:0] MEM_WB_readData;
4     wire MEM_WB_RegWrite;
5     wire MEM_WB_MemtoReg;

```

MemtoReg and RegWrite are the two control lines, MemtoReg decides between sending the ALU result or the register value and RegWrite, writes the chosen value to the register. This then is sent back to the ID stage to the registerfile so the contents of registers can be written back.

Forwarding Unit

Let's say we have to run the following set of instructions on the pipelined version of the processor we just made.

```


1     add x1, x2, x3
2     add x4, x1, x2

```

Now the first instruction would be executed just fine by our processor, but let's try to analyze the second instruction, so when the first instruction would be in the execution stage, the second instruction would be in the Instruction decoding stage, and as we have seen, this stage is also responsible for reading the values of the register, so while reading the values stored in the register, the value in x1 for the second instruction should be the sum of values in x2 and x3, and even though their sum has been calculated our first instruction hasn't reached the write back stage, so there won't be any value stored in x1, at least not the correct value that we want. this means that the processor would read an incorrect value from x1 and the result in x4 would be incorrect.

This is what we call a data hazard. In order to overcome this, we have techniques such as stalling and forwarding. From the two, the latter is the most efficient and is exactly what we implement in our processor. So what forwarding does is that now once the value is calculated in the execution stage and is need in the ID stage, it sends the value directly instead of waiting for it to load it in the register and then reading from the register.

A visual representation of how forwarding is executed is shown in the figure below



In the example above, the blue lines represent the forwarding, in which we can see that how from different stages the data is send to the values being used when they are not already stored in the register.

```

1 module Forwarding(
2   input [4:0] EX_MEM_rd,
3   input EX_MEM_RegWrite, //WB of EX_MEM
4   input [4:0] MEM_WB_rd,
5   input MEM_WB_RegWrite, //WB of MEM_WB
6   input [4:0] ID_EX_rs1,
7   input [4:0] ID_EX_rs2,
8   output reg [1:0] forwardA,
9   output reg [1:0] forwardB
10 );
11
12
13
14 always @(*)
15   begin
16     //For ForwardA
17
18     if ( (EX_MEM_RegWrite) && (EX_MEM_rd == ID_EX_rs1) && (EX_MEM_rd != 0) )
19       forwardA = 2'b10;
20
21     else if ( (MEM_WB_RegWrite) && (MEM_WB_rd == ID_EX_rs1) && (MEM_WB_rd != 0) && !((
22 EX_MEM_RegWrite) && (EX_MEM_rd == ID_EX_rs1) && (EX_MEM_rd != 0)) )
23       forwardA = 2'b01;
24
25     else
26       forwardA = 2'b00;
27
28     //For ForwardB
29
30     if ( (EX_MEM_RegWrite) && (EX_MEM_rd == ID_EX_rs2) && (EX_MEM_rd != 0) )
31       forwardB = 2'b10;
32
33     else if ( (MEM_WB_RegWrite) && (MEM_WB_rd == ID_EX_rs2) && (MEM_WB_rd != 0) && !((
34 EX_MEM_RegWrite) && (EX_MEM_rd == ID_EX_rs2) && (EX_MEM_rd != 0)) )
35       forwardB = 2'b01;
36
37     else
38       forwardB = 2'b00;
39
40   end
41 endmodule

```

For Forwarding, there are three cases to consider. The first one is EX hazard, This forwards the result from the previous instruction to either input of the ALU. If the previous instruction is going to write to the register file, and the write register number is equal to the read register number of ALU inputs A or B, then the multiplexor will pick the value from register EX/MEM.

The next case is Data hazard, As mentioned above, sometimes the result is directly needed from MEM stage because at times, the result is stored several times in a particular register, hence to get the most recent one, we take it directly MEM Stage. In our code, the multiplexers values are generated according to following table:


Mux control	Source	Explanation
ForwardA = 00	ID/EX	The first ALU operand comes from the register file.
ForwardA = 10	EX/MEM	The first ALU operand is forwarded from the prior ALU result.
ForwardA = 01	MEM/WB	The first ALU operand is forwarded from data memory or an earlier ALU result.
ForwardB = 00	ID/EX	The second ALU operand comes from the register file.
ForwardB = 10	EX/MEM	The second ALU operand is forwarded from the prior ALU result.
ForwardB = 01	MEM/WB	The second ALU operand is forwarded from data memory or an earlier ALU result.

Results

Now lets see how this all comes together, so if we run the following code with data hazards, our forwarding unit should be able to handle it and pipelines should work fin, so lets test is

```
1      add x1, x2, x3
2      add x4, x1, x2
3      add x5, x4, x1
```

When we run this code, we get the following result:



Task 3 - Flushing And Stalling

When an instruction tries to read a register following a load instruction that writes the same register, it can't be solved through forwarding. In addition to a forwarding unit, we need a hazard detection unit. It operates during the ID stage so that it can insert the stall between the load and the instruction dependent on it. Following is the code for Hazard Detection Unit.

```
1 module Hazard
2     (input  [4:0] IF_ID_rs1,
3      input  [4:0] IF_ID_rs2,
4      input  [4:0] ID_EX_rd,
```

```

5     input ID_EX_MemRead,
6     output reg IF_ID_Write,
7     output reg PC_Write,
8
9
10    output reg stall
11);
12
13
14    always @ (*)
15    begin
16        if ( (ID_EX_MemRead) && ((ID_EX_rd == IF_ID_rs1) || (ID_EX_rd == IF_ID_rs2)))
17        begin
18            stall = 1;
19            PC_Write=0;
20            IF_ID_Write=0;
21        end
22
23        else
24        begin
25            stall = 0;
26
27            PC_Write=1;
28            IF_ID_Write=1;
29        end
30
31    end
32
33 endmodule

```

In both load and R-type instructions, we use the registerRd to refer the register specified instruction bits 11:7. Since the only instruction that reads data memory is a load, The first line tests to see if the instruction is a load. The following two lines check to see if the destination register field of the load in the EX stage is equal to either source register of the instruction in the ID stage. If they are equal, the instruction stalls one clock cycle. Since stall occurs, it prevents increment in values of address and does not write any registers in IF/ID, hence the two become 0 and stall becomes 1. because if the instruction in the ID stage is stalled, then the instruction in the IF stage must also be stalled; otherwise, we would lose the fetched instruction. The registers in the ID stage will continue to be read using the same instruction fields in the IF/ID pipeline register.

Inserting NOPs: we set all seven control signals in the EX, MEM, and WB stages will create a “do nothing” or nop instruction. By identifying the hazard in the ID stage, we can insert a bubble into the pipeline by changing the EX, MEM, and WB control fields of the ID/EX pipeline register to 0. These benign control values are percolated forward at each clock cycle with the proper effect: no registers or memories are written if the control values are all 0.)

Flushing: Although, stalling is a good option for Conditional Hazards but it might take more time if we stall on conditional branches. Flushing discards contents of pipeline registers when needed by using just one control signal which tells when flush is needed, when that Flush is high, we make outputs of the pipelined registers 0. Flush is needed Whenever it the branch is true. This is detected after EX/MEM stage, so before this is detected, the pipeline registers already have fetched other instructions in sequence, but these are not needed now as branch is to be taken. Branch is true is detected through AND of two control lines, Branch and Aluzero and was given input as flush to IF/ID, ID/EX and EX/Mem pipeline registers.

Following part of code shows flushing of ID/EX register if flush is true.

```

1     if (reset==1'b1 || ID_IX_Flush)
2     begin
3         ID_EX_Inst=0;
4         ID_EX_rs1=0;
5         ID_EX_rs2=0;
6         ID_EX_rd = 0;
7         ID_EX_imm_data=0;
8         ID_EX_ReadData2=0;
9         ID_EX_ReadData1=0;
10        ID_EX_PC_Out=0;
11        ID_EX_ALUsrc=0;
12        ID_EX_ALUOp=0;
13        ID_EX_Branch=0;
14        ID_EX_MemRead=0;
15        ID_EX_MemWrite=0;
16        ID_EX_RegWrite=0;
17        ID_EX_MemtoReg=0;
18
19    end

```

1 Final Comments

We had difficulties in executing the third task, although we tried our utmost to execute bubble sort and gave our time and efforts to this but we were not able to execute it. It was an interesting project and we are eager to learn about our mistakes. Thank you.