

Adnan Sami Anirban

Address: Khilkhet, Dhaka-1229

Phone: +8801991685234

Email : adnananirban259@gmail.com

Github: github.com/Adnan259

Career Objective

A highly motivated and enthusiastic graduate in Electrical and Electronic Engineering (EEE) with a keen interest in contributing to the semiconductor industry. I am eager to apply my academic knowledge in semiconductor front-end design, VLSI and circuit analysis with a passion for problem solving and innovation. Having a solid foundation in technical skills and a deep commitment for continuous learning, I am seeking an opportunity to gain hands-on experience and grow within a progressive company while contributing positively to its goals.

Education

B.Sc. Engg. in Electrical and Electronic Engineering (EEE) **2020-2025**

Gopalganj Science and Technology University (GSTU)

CGPA: 3.77/4.00

Relevant Coursework: VLSI, Digital Electronics, Analog Electronics.

Experiences

- RTL Design & Verification Intern, ADN Semiconductor, Mohakhali Dhaka** **FEB 2026 – Date**
- 5 days Industrial Training From ULKASEMI PVT.LIMITED** **OCT 2025**
- Training Institute for Chemical Industries (TICI)** **Nov 2024**

Skills

Programming Language: C/C++, Python, MATLAB, System Verilog, OOP, Assembly Language (8086), RISC-V ISA

Tools: QuestaSim, Xilinx Vivado, Git/GitHub, Linux (Ubuntu), Proteus, DSCH2, Microwind, OriginPro, TIA Portal, SCAPS 1D, AutoCAD.

Language Skills: Bengali (Native), English (Professional)

Professional Skills: Communication, Time Management, Teamwork, Leadership, Project Coordination.

Interconnect Protocols: AXI4-Lite, AXI4 Full (AMBA), WISHBONE, APB, OBI.

Peripheral Protocols: UART.

Projects

SC-SoC Peripheral Verification — RV32IMF RISC-V SoC (Internship Project) [\[GitHub\]](#)

SC-SoC is a single-core SoC built around an RV32IMF RISC-V CPU with reusable SystemVerilog building blocks, supporting RTL design, unit-level verification, and SoC integration work.

- Designed RTL modules: clk_mux, uart_tx, uart_register_interface, and axi4l_fifo in SystemVerilog.
- Developed testbenches for binary_to_gray, cdc_fifo, and uart_subsystem (4 testcases covering TX, back-pressure, and parity scenarios).
- Wrote testbench to access RAM and UART subsystem via APB interface.
- Identified and fixed RTL bugs in fifo.sv, cdc_fifo.sv, axi4l_uart_regif.sv, uart_tx.sv, and uart_rx.sv through waveform-driven debugging in Vivado.
- Documented all design and verification work throughout the project.
- Tools: Vivado/XSim, SystemVerilog, Git, Linux, Vs code.

System Verilog ALU Design and Verification (Personal Project) [\[GitHub\]](#)

- Designed an 8-bit ALU supporting ADD, SUB, INC, DEC, AND, OR, XOR, and SHIFT operations.
- Implemented flags: Zero, Carry, Overflow, Negative, with asynchronous reset.
- Developed a full Object-Oriented verification environment, including transaction, generator, driver, monitor, scoreboard, interface, and environment class, for comprehensive ALU functional verification.
- Verified all operations and flags using UVM-style methodology; DUT results compared with expected outputs.

System Verilog WISHBONE Memory Interface Design and Verification (Personal Project) [\[GitHub\]](#)

- Designed a WISHBONE B.3-compliant memory slave IP (wb_mem) in SystemVerilog with configurable depth and byte-lane write strobes.
- Developed a mailbox-driven VIP-based testbench covering write, read, read-after-write, and partial byte-strobe test cases.
- Discovered and fixed a real RTL bug in fifo.sv (inverted full condition) through systematic testbench-driven debugging.

Certifications

1. The Complete Python Bootcamp: From Zero to Hero in Python – Udemy: [Credential](#)
2. Industrial Technology on Electrical Engineering and Instrumentation, TICI: [Credential](#)

References

Dr. A.T.M. Saiful Islam
Email: saifulslm6@gmail.com

Chairman & Associate Professor, Dept. of EEE, GSTU

Md. Eakub Ali
Email: eakubalieeku@uet@gmail.com

Assistant Professor, Dept. of EEE, GSTU