

Quartus Prime Lite Edition - C:/altera/pipemultQP16_1/Schematic/pipemult - pipemult2

File Edit View Project Assignments Processing Tools Window Help

pipemult2

Project Navigator

Table of Contents

Compilation Report - pipemult2

Slow 1200mV BSC Model Fmax Summary

Fmax	Restricted Fmax	Clock Name	Note
1	168.41 MHz	168.41 MHz	clk1

IP Catalog

Installed IP

Project Directory

Library

Basic Functions

DSP

Interface Protocols

Memory Interfaces and Controllers

Processors and Peripherals

University Program

Search for Partner IP

Quartus Prime Tcl Console

23030 Evaluation of Tcl script c:/intel/fpga_lite/16.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Quartus Prime shell was successful. 0 errors, 0 warnings

System Processing [D0]

100% 00:00:04

Ubaid - ur - Rehman

Quartus Prime Lite Edition - C:/altera/pipemultQP16_1/Schematic/pipemult - pipemult2

File Edit View Project Assignments Processing Tools Window Help

pipemult2

Project Navigator

Table of Contents

Compilation Report - pipemult2

Slow 1200mV OC Model Fmax Summary

Fmax	Restricted Fmax	Clock Name	Note
1	180.47 MHz	180.47 MHz	clk1

IP Catalog

Installed IP

Project Directory

Library

Basic Functions

DSP

Interface Protocols

Memory Interfaces and Controllers

Processors and Peripherals

University Program

Search for Partner IP

Quartus Prime Tcl Console

23030 Evaluation of Tcl script c:/intel/fpga_lite/16.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Quartus Prime shell was successful. 0 errors, 0 warnings

System Processing [D0]

100% 00:00:04

Ubaid - ur - Rehman