

# EEE 491 Lab Assignment

## Lab-WINDOW: Windowing

---

### 1. Technical Specifications

Lab-WINDOW shall read 512 samples of 12-bit (two's complement) data from the Lab-ADC's dual-port RAM. Starting address of the RAM shall be 14-bit input as starting address parameter. 512 samples of data constitute a frame. HANNING windowing function shall be executed over the frame. That is, 512 samples shall be multiplied by 512 coefficients of HANNING windowing function. Coefficients shall be stored in a single port read-only memory (ROM). Each coefficient data shall be 8-bit. The multiplication output (hence 20-bit) shall be stored in a simple dual-port RAM. The size of the RAM shall be 512 words (one frame length). The multiplier shall be used from the "Multipliers" in Vivado "IP Catalog". The ROM shall be selected from the "Block Memory Generator" in Vivado "IP Catalog".

Lab-WINDOW in FPGA shall have the following input/output (IO) signals.

- "reset\_in" input control signal, which resets all the registers in the design.
- "clock\_in" input clock signal of the 100MHz clock oscillator on the Basys-3 board.
- "frame\_addr\_in" input signal that specifies the start address of a frame in dual-port RAM in Lab\_ADC.
- "adc\_addr\_out" output signal that addresses the read-only port of the dual-port RAM in Lab-ADC.
- "adc\_data\_in" input signal from the read-only port of the dual-port RAM in Lab-ADC.
- "mem\_addr\_in" input signal that addresses the read-only port of the dual-port RAM in Lab-WINDOW.
- "mem\_data\_out" output signal of the read-only port of the dual-port RAM in Lab-WINDOW.
- "start\_in" input control signal, which starts the windowing function for 512 samples. This signal is active high asserted on a single clock pulse (refer to waveform in Lab-ADC assignment).
- "ready\_out" output status signal that indicates if windowing function is completed over the 512 samples and output is written to dual-port RAM of Lab-WINDOW and the function is ready for the next execution. This signal is active high and asserted low just after the start signal is asserted (refer to waveform in Lab-ADC assignment).

Write a test-bench in VHDL for the simulation of your design. Verify by using your test-bench simulation results that your design satisfies the technical specifications.

### 2. Demonstration


- Show that your design is implemented on FPGA.
- Present your test bench simulation results: inputs, outputs (waveforms). Multiplication result at the dual-port RAM output and framing addressing must be shown clearly on the waveforms. Observe the input, output waveforms, and verify the technical specifications listed above.


### 3. Guidance




- You can generate the HANNING windowing function 512 coefficients on MATLAB. Quantize data to unsigned 8-bit.
- An example for a multiplier configuration from Vivado Library is shown below. Use signed data for the signal, and unsigned for window coefficients. Let multiplier construction use built-in multipliers in DSP blocks of the FPGA. Check also "Output and Control" tab. Set pipelining to zero for no latency, hence no need to use clock signal also.
- Test-bench simulation example: The test-bench generates a constant 12-bit signed data, a frame starting address and then Lab-WINDOW generates addresses, executes the windowing function, and writes the data

to its dual-port RAM. Then, the test bench reads 20-bit data from the dual-port RAM. You can show the analog behavior plots from your simulation data.

- Keep versions of your design during development.


 Customize IP ✕

**Multiplier (12.0)** 

 Documentation  IP Location  Switch to Defaults

**IP Symbol** Information

☐ Show disabled ports



Component Name

**Basic** Output and Control

**Multiplier Type**  
☒ Parallel Multiplier ☐ Constant Coefficient Multiplier

**Input Options**  
$$P = A * B$$

Data Type	<input type="text" value="Unsigned"/>	<input type="text" value="Unsigned"/>
Width	<input type="text" value="12"/>	<input type="text" value="8"/>
	Range: 1...64	Range: 1...64

  
Multiplier Construction   
Optimization Options   
Area: Optimizes the multiplier for DSP48 slice resources by splitting the multiplication between C  
Speed: Optimizes the multiplier for performance using as many DSP48 slices as necessary