
Report for Dice Game

Question1:

The FSM of the flow chart is as follows




Question 2:

The Simulation are as follows:

12 12					6.000195000 ms						
Name	Value	0 ms	2 ms	4 ms	6 ms	18 ms	10 ms	12 ms	14 ms	16 ms	18 ms
le reset_tb	0										
le rb_tb le win_tb	0										
lose_tb	0										
le clock_period	10000 ps					1000	0 ps				
Edge 1	1										
la pulse	0										
Edge 2	0										
lo pulse	0										
Control	0			:							
reset	0										
l₀ d7_in	0										
୍ଷିକ୍ତ d711_in ସ୍ଥିଲ d2312_in	0										
la eq_in	1										
la roⅡ la win	0										
l₀ lose	0										
lm sp l⊛ state	1 s5	s0 X s	4 × s0	s4 x s5				s5			
Clk Divider 1											
Clk Divider 2	1										
la clock_out	1										
Counter 1											
la cik	1										
ใ₽ roll_in	0										
roll_in	0										
roll_in	0				6.000195000 ms						
Name	Value	0 ms	12 ms	4 ms	6.000195000 ms 6 ms	8 ms	10 ms	12 ms	14 ms	16 ms	18 ms
Name	,,,	0 ms	12 ms	4 ms	6.000195000 ms 6 ms		10 ms	12 ms	14 ms	16 ms	18 ms
Name To counter_out[2:0]	Value	0 ms	2 ms	14 ms	6.000195000 ms			12 ms	14 ms	16 ms	18 ms
Name Tourist Counter_out[2:0] Adder	Value 000 010				6.000195000 ms 6 ms				14 ms	16 ms	18 ms
Name ***	Value 000 010 101 000	000 \ 0	0) 000	001	6.000195000 ms 6 ms	C		010	14 ms	16 ms	18 ms
Name *** Counter_outi2:0 *** Counter_counting[2:0] *** diser* *** dise0 *** dise0 *** dise0 *** will biz 0 *** will sumi3:0	Value 000 010		o X 000		6.000195000 ms 6 ms	C	0 0		14 ms	16 ms	18 ms
Name ***	Value 000 010 101 000	000 \ 0	0) 000	001	6.000195000 ms 6 ms	C	0 0	010	14 ms	16 ms	118 ms
Name If counter_out(2:0)	Value 000 010 101 000 0101	000 × 00	0	(0001	6.000195000 ms 6 ms	C	0 0	010	14 ms	16 ms	15 ms
Name Marcounter out2:0	Value 000 010 101 000 0101	000 \ 0	0	001	6.000195000 ms	C	0 0	010	14 ms	16 ms	19 ms
Name Counter_out2-0	Value 000 010 101 000 0101 1 1 1 1 0101	000 × 00	0 X 000 10 X 0000 10 X 0000 10 X 0000	0001	6.000195000 ms	C	0 0	010 0010	14 ms	16 ms	19 ms
Name Marcounter, out2:0	Value 000 010 101 000 0101 1 1 0001 0001	000 X 00 0000 X 00 0000 X 00	0 X 000 10 X 0000 10 X 0000 10 X 0000	001 0001 0001 0001	6.000195000 ms	C	0 0	010 0010 0010 0010 0010	14 ms	16 ms	19 ms
Name Total	Value 000 010 101 000 0101 1 1 0001 0001 00	000 X 00 0000 X 00 0000 X 00	0 × 000 10 × 0000 10 × 0000 10 × 0000 10 × 0000	001 0001 0001 0001	6.000195000 ms 6 ms	C	0 0	010 0010 0010 0010 0010	14 ms	16 ms	15 ms
Name Marcounter out2:0	Value 000 010 101 000 0101 1 1 0001 0001 00	000 X 00 0000 X 00 0000 X 00 0000 X 00	0 × 000 10 × 0000 10 × 0000 10 × 0000 10 × 0000	0001 0001 0001 0001 0001	6.000195000 ms 6 ms	C	0 0	010 0010 0010 0010 0010	14 ms	16 ms	15 ms
Name Total	Value 000 010 101 000 0101 1 1 0001 0001 00	000 X 00 0000 X 00 0000 X 00 0000 X 00	0 × 000 10 × 0000 10 × 0000 10 × 0000 10 × 0000	0001 0001 0001 0001 0001	6.000195000 ms 6 ms	C	0 0	010 0010 0010 0010 0010	14 ms	16 ms	13 ns
Name Marcounter out2:0	Value 000 010 101 000 0101 1 1 0101 0001 0001 0001 0001 0 0 0 0	000 X 00 0000 X 00 0000 X 00 0000 X 00	0 × 000 10 × 0000 10 × 0000 10 × 0000 10 × 0000	0001 0001 0001 0001 0001	6.000195000 ms 6 ms	C	0 0	010 0010 0010 0010 0010	14 ms	16 ms	13 ns
Name Total Total	Value 000 010 101 000 0101 1 1 0001 0001 00	000 X 00 0000 X 00 0000 X 00 0000 X 00	0	0001 0001 0001 0001 0001	6.000195000 ms 6 ms	C	0 0	010 0010 0010 0010 0010	14 ms 1	16 ms	18 ns
Name Marcounter out2:0	Value 000 010 101 000 0101 1 1 0101 0001 0001 0001 0	000	0	001 0001 0001 0001 0001 0001	6.000195000 ms 6 ms	C	0 0	010 0010 0010 0010 0010 0010	14 ms	16 ms	18 ns
Name *** counter_out[2:0] *** counter_out[2:0] *** decer *** alcol ** alcol *** al	Value 000 010 101 000 0101 1 0101 0001 0001 0001 0001 0 00 0	000	0	001 0001 0001 0001 0001 0001	6.000195000 ms 6 ms	C	0 0	010 0010 0010 0010 0010 0010	14 ms 1	16 ms	19 ms
Name Marcounter_outize()	Value 000 010 101 000 0101 1 1 1 0101 0001 0001 0001 1 0101 0 0 0 0 1	0000 \ 000 0000 \ 000 0000 \ 000 0000 \ 000 0000 \ 000 0000 \ 000 0000 \ 000	0	0001 0001 0001 0001 0001 0001	6.000195000 ms 6 ms	C	0 0	010 0010 0010 0010 0010 0010	14 ms	16 ms	13 ms
Name Tarrow_nime Tarrow_nime Tarrow_nime	Value 000 010 101 000 0101 1 1 0001 0001 0	000	0	001 0001 0001 0001 0001 0001	6.000195000 ms 6 ms		0 0	010 0010 0010 0010 0010 0010	14 ms	16 ms	IS ms
Name Marcounter, outize()	Value 000 010 101 000 0101 1 1 1000 0001 0001 1 0101 00 0 0 0 1 1 1010 0001 1 1010 0001 1 1010 0001	000 \ 000 \	0	0001 0001 0001 0001 0001 0001 0001 000	0100100)1000000	(0100100)(1000000	90 00 01 0100100)(1000000	010 0010 0010 0010 0010 0010 0010 0010	0 0 100 100 \(1000000	0) 0100100/1000000	0100100/1000000
Name Marcounter_out[2:0] Marcounter_out[2:0] Marcounter_out[2:0] Marcounter_out[1:0] Marcounter_out[1:0] Marcounter_out[3:0] Marcounter_out[3:0]	Value 000 010 101 000 0101 1 1 0101 0001 0001 0 1 1 0101 0 0 1	000	0	001 0001 0001 0001 0001 0001	0100100)1000000	(0100100)(1000000	90 00 01 0100100)(1000000	010 0010 0010 0010 0010 0010 0010 0010	0 0 100 100 \(1000000	0) 0100100/1000000	0100100/1000000

X1: 6.000195000 ms



Win and Lose conditions

The Top Module is as follows:

Company:
Engineer:
Create Date: 21:32:06 10/25/2024
Design Name:
Module Name: top - Behavioral
Project Name:
Target Devices:
Tool versions:
Description:
Dependencies:
Revision:
Revision 0.01 - File Created
Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
Uncomment the following library declaration if using

```
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity top is
        Port(
                clock : in std_logic;
                Reset: in std logic;
                Rb: in std_logic;
                Win: out std logic := '0';
                Lose : out std logic := '0';
                cathodes out : out std logic vector(6 downto 0) := (others => '0');
                anodes_out : out std_logic_vector(3 downto 0) := (others => '1')
       );
end top;
architecture Behavioral of top is
        component Edge_Detector
         Port(
                CLK SYS: in std logic;
                BUTTON IN: in std logic;
                PULSE : out std_logic
         );
        end component;
        component Control is
        Port(
                clk : in std_logic;
                Rb
                      : in std logic;
                Reset: in std logic;
                D7_in : in std_logic;
                D711_in : in std_logic;
                D2312_in: in std_logic;
                Eq_in : in std_logic;
                Roll : out std_logic;
                Win
                      : out std logic;
                Lose : out std_logic;
                      : out std_logic
                Sp
       );
        end component;
        component onetosix_counter
        Port(
```

```
clk: in std logic;
             reset: in std_logic;
             Roll in: in std logic;
             counter_out : out std_logic_vector(2 downto 0)
     );
     end component;
     component clock_divider is
generic(
             FPGA CLK FREQUENCY: integer:= 100000000;
             REQUIRED FREQUENCY: integer:= 50000000
);
Port (
             clock_in : in STD_LOGIC;
  clock_out: out STD_LOGIC
     );
     end component;
     component Adder
Port (
  A: in STD LOGIC VECTOR(2 downto 0); -- 4-bit input A
  B: in STD LOGIC VECTOR(2 downto 0); -- 4-bit input B
  SUM: out STD LOGIC VECTOR(3 downto 0) -- 5-bit Sum Output
);
     end component;
     component point_register
     Port(
             clk: in STD_LOGIC;
             Sp in: in STD LOGIC;
             SUM_IN: in std_logic_vector(3 downto 0);
             point register value: out std logic vector(3 downto 0)
     );
     end component;
     component comparator
     Port(
             clk: in std_logic;
             sum_in : in std_logic_vector(3 downto 0);
             point_register_value : in std_logic_vector(3 downto 0);
             Eq: out std logic
     );
     end component;
     component Test_Logic
     Port(
             clk: in std_logic;
             sum_in : in std_logic_vector(3 downto 0);
```

```
D7 : out std logic;
                D711 : out std_logic;
                D2312: out std logic
       );
       end component;
       component bcdto7seg
         Port (
                        clock: in std logic;
                         bcd in 0: in std logic vector (2 downto 0);
                         bcd in 1: in std logic vector (2 downto 0);
                         cathodes: out std logic vector (6 downto 0);
                        anodes: out std_logic_vector(3 downto 0)
         );
        end component;
       signal start_button : std_logic := '0';
       signal reset_button : std_logic := '0';
       signal Roll out : std logic := '0';
       signal Win_out : std_logic := '0';
                                        := '0';
       signal Lose out : std logic
       signal counter_one_out : std_logic_vector(2 downto 0) := (others => '0');
       signal counter two out: std logic vector(2 downto 0) := (others => '0');
       signal clock_divided_1 : std_logic := '0';
       signal clock divided 2: std logic := '0';
       signal Sum out : std logic vector(3 downto 0) := (others => '0');
       signal point_register_val: std_logic_vector(3 downto 0) := (others => '0');
       signal Eq_out : std_logic := '0';
       signal D7_out : std_logic := '0';
       signal D711 out : std logic := '0';
       signal D2312 out : std logic := '0';
       signal Sp out : std logic := '0';
begin
       uut: Edge_Detector
       port map(
                CLK SYS => clock,
                BUTTON_IN => Rb,
                PULSE => start button
       );
       uut2: Edge Detector
        port map(
                CLK SYS => clock,
                BUTTON IN => Reset,
                PULSE => reset button
       );
```

```
uut3 : Control
port map(
       clk => clock,
       Rb => start_button,
       Reset => reset button,
       D7_in => D7_out,
       D711_in => D711_out,
       D2312_in => D2312_out,
       Eq_in => Eq_out,
       Roll => Roll out,
       Win => Win,
       Lose => Lose,
       Sp => Sp_out
);
--uut4 : clock_divider
--generic map(
       FPGA_CLK_FREQUENCY => 100000000,
       REQUIRED_FREQUENCY => 100000000
--)
--port map(
       clock in => clock,
       clock_out => clock_divided_1
--);
uut5: onetosix_counter
port map(
       clk => clock,
       reset => reset button,
       Roll_in => Roll_out,
       counter_out => counter_one_out
);
uut6: clock_divider
generic map(
       FPGA_CLK_FREQUENCY => 100000000,
       REQUIRED_FREQUENCY => 50000000
port map(
       clock_in => clock,
       clock_out => clock_divided_2
);
uut7: onetosix_counter
port map(
       clk => clock_divided_2,
       reset => reset button,
```

```
Roll in => Roll out,
              counter_out => counter_two_out
       );
       uut8 : Adder
       port map(
              A => counter_one_out,
              B => counter_two_out,
              SUM => Sum_out
       );
       uut9: point_register
       port map(
              clk => clock,
              Sp_in => Sp_out,
              SUM IN => Sum out,
              point_register_value => point_register_val
       );
       uut10: comparator
       port map(
              clk => clock,
              sum in => Sum out,
              point_register_value => point_register_val,
              Eq => Eq out
       );
       uut11: Test_Logic
       Port map(
              clk => clock,
              sum_in => Sum_out,
              D7 => D7 out,
              D711 => D711 out,
              D2312 => D2312_out
       );
       uut12: bcdto7seg
        Port map (
                      clock => clock,
                      bcd_in_0 => counter_one_out,
                      bcd_in_1 => counter_two_out,
                      cathodes => cathodes_out,
                      anodes => anodes_out
        );
end Behavioral;
```

Question 3:

The Constraint Requirements for the FPGA of Nexys 3 are as follows:

```
## This file is a general .ucf for Nexys3 rev B board
## To use it in a project:
## - remove or comment the lines corresponding to unused pins
## - rename the used signals according to the project
##Clock signal
Net "clock" LOC=V10 | IOSTANDARD=LVCMOS33;
## 7 segment display
Net "cathodes out(0)" LOC = T17 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name =
IO L51P M1DQ12, Sch name = CA
Net "cathodes_out(1)" LOC = T18 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name =
IO L51N M1DQ13, Sch name = CB
Net "cathodes_out(2)" LOC = U17 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name =
IO L52P M1DQ14, Sch name = CC
Net "cathodes out(3)" LOC = U18 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name =
IO L52N M1DQ15, Sch name = CD
Net "cathodes out(4)" LOC = M14 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO L53P, Sch
name = CE
Net "cathodes out(5)" LOC = N14 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO L53N VREF,
Sch name = CF
Net "cathodes out(6)" LOC = L14 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO L61P, Sch
name = CG
#Net "cathodes out(7)" LOC = M13 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name = IO L61N, Sch
name = DP
Net "anodes out(0)" LOC = N16 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name =
IO L50N M1UDQSN, Sch name = AN0
Net "anodes out(1)" LOC = N15 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name =
IO L50P M1UDQS, Sch name = AN1
Net "anodes out(2)" LOC = P18 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name =
IO L49N M1DQ11, Sch name = AN2
Net "anodes out(3)" LOC = P17 | IOSTANDARD = LVCMOS33; #Bank = 1, pin name =
IO_L49P_M1DQ10, Sch name = AN3
## Leds
Net "Win" LOC = U16 | IOSTANDARD = LVCMOS33; #Bank = 2, pin name = IO_L2P_CMPCLK, Sch name
= LD0
Net "Lose" LOC = V16 | IOSTANDARD = LVCMOS33; #Bank = 2, pin name = IO_L2N_CMPMOSI, Sch
name = LD1
## Switches
```

```
Net "Rb" LOC = T10 | IOSTANDARD = LVCMOS33; #Bank = 2, pin name = IO_L29N_GCLK2, Sch name = SW0

Net "Reset" LOC = T9 | IOSTANDARD = LVCMOS33; #Bank = 2, pin name = IO_L32P_GCLK29, Sch name = SW1
```

These includes 2 switches, 2LED and 2 seven segments which are refreshing at 1ms response time.