Post Lab Report-01

Date: 12 March 2021	Course: CSE345
Experiment 1	Id: 2019-1-60-024
Name: Adri Saha	Course instructor: Touhid Ahmed


A. 2 Input XOR Gate


Here, A & B is input & output S

Boolean expression is:


$$S = (A \bigoplus B) = A.B' + A'.B$$

Schematic Circuit:






Schematic Simulation:




Verilog Codes:




B. 2 Input XNOR Gate

Boolean expression of 2 input exclusive nor gate: $Q = (A \oplus B) = A'.B' + A.B$

Schematic Circuit:



Simulation:



```
Verilog Code:
```

```
Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help


Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help

Figure 2 All Policy Assignments Processing Tools Window Help
```


Verilog Simulation:




C. 3 Input XOR Gate


Boolean expression: S = A'B'C + A'BC' + AB'C' + ABC

Schematic Circuit:






Verilog Code:




D. 3 Input XNOR Gate:

Boolean expression of: S = AB'C + ABC' + A'BC + A'B'C'

Schematic Circuit:



Schematic Simulation:



```
Verilog Code:
```

```
File Edit View Project Assignments Processing Tools Window Help
□ 😅 🗔 🗿 🕌 🐰 🖺 💼 🕟 🖂 Experiment1_D_2
                               - | 💥 🗸 🏈 🧇 (□ | ► 💆 🗠 | 🐚 🐧 | 📐 | ④ | ७ | 🚾 | 0
                               Compilation Report - Flow Summary
1 = module Experiment1 D 2 (input A, B, C,
   2
                               output S);
              wire w1, w2, w3, w4;
   3
              and g1(w1, \sim A, \sim B, \sim C),
   4
                     g2(w2,~A,B,C),
   5
                    g3(w3,A,B,~C),
                     g4(w4, A, ~B, C);
   7
              or q5(S,w1,w2,w3,w4);
   8
   9
       endmodule
  10
  11
```

Verilog Simulation:

