ID: 2019-1-60-624

Name: Adri Saha (Pre-lat)

TO: 0019-1-60-024 Bat Sun Mon Tue Wed Thu Date: 18 / 04 / 21

1. Draw the logic diagram of a full-adder using ExOR gates.





Figure: 1 bit full adder logic Cincuit Using XOR gates (using 2 halt adder)

Boolean expressions are S= XD yD cin





2. Truth table at a full adder:

+						
and accomplishment	Inpit			Dutput		
-	X	7	Cin	3	Cont	٥
The same of the same of	0	0	Q	0	0	
	0	D	1	1	0	
	0	1	0	1	0	
	0		1	0		+
	١	Q	0	1	0	
	1	0	1	D	1	1.
_	1	1	0	0		+
	1	1		ı	1	+
			+			

Truth table of Jull adder