ID: 2019-1-60-024

Sat Sun Mon Tue Wed Thu F

sub: Pre-lab

1.




Figure -7

Doolean expression, S=ABC+ABC+ABC+ABC+ABC
= ADBDC [3 input Ex-orgate]

Town of the second						1	
A	B	C	ĀŌC	ADC	ABC	ABC	<u>S</u>
0	0	0	0	0	0	0	0
0	O		1	0	0	0	
0	1	O	0	1	0	0	1
D	1	1	0	0	0	0	0
	D	0	0	0	1	0	
	0	1	0	0	0	. 0	0
	١,	,0	0	0	0	0	0
1	1,	-1	0	0	0		



Sat	Sun	Mon □	Tue []	Wed	Thu []	Fr
•••••			1	1		
Time:		Date:	/	, and the second second	understate despitate	Printed Harry

2. Verilog Code:

module Experiment\_C\_2 (input A,B,C, output S)

wire w1, N2, W3, W4; and g, (W1, (~A,~B, e), g\_ (W2, ~A, B, ~C), g\_ (W2, A, ~Q, ~C),

> 94 (N4, A, B, C); 95 (S, WI, W2, W3, W4);

endmodule