

# Post Lab Report-01

Date: 12 March 2021	Course: CSE345
Experiment 1	Id: 2019-1-60-024
Name: Adri Saha	Course instructor: Touhid Ahmed


## A. 2 Input XOR Gate


Here, A & B is input & output S

Boolean expression is:


$$S = (A \oplus B) = A.B' + A'.B$$

**Schematic Circuit:**





## Schematic Simulation:




## Verilog Codes:

```
File Edit View Project Assignments Processing Tools Window Help
Experiment1_2
Compilation Report - Flow Summary

1 module Experiment1_2 (input A,B, output S);
2
3     wire w1,w2;
4
5     and G1 (w1, ~A, B);
6     and G2 (w2, A, ~B);
7     or  G3 (S, w1, w2);
8
9 endmodule
10
```


## Verilog simulation:




## B. 2 Input XNOR Gate

Boolean expression of 2 input exclusive nor gate:  $Q = (A \oplus B) = A'.B' + A.B$

Schematic Circuit:




Simulation:



## Verilog Code:

```
1 module Experiment1_B_2 (input A,B, output S);
2
3     wire w1,w2;
4
5     and G1 (w1,A,B);
6     and G2 (w2,~A,~B);
7     or  G3 (S,w1,w2);
8
9 endmodule
10
```


## Verilog Simulation:





### C. 3 Input XOR Gate

Boolean expression:  $S = A'B'C + A'BC' + AB'C' + ABC$

Schematic Circuit:






**Verilog Code:**

```

1 module Experiment1_C_2(input A,B,C,
2                       output S);
3     wire w1,w2,w3,w4;
4     and g1(w1,~A,~B,C),
5         g2(w2,~A,B,~C),
6         g3(w3,A,~B,~C),
7         g4(w4,A,B,C);
8     or g5(S,w1,w2,w3,w4);
9
10 endmodule
11

```

Verilog simulation:




#### D. 3 Input XNOR Gate:


Boolean expression of:  $S = AB'C + ABC' + A'BC + A'B'C'$

Schematic Circuit:





Schematic Simulation:



## Verilog Code:

```

1 module Experiment1_D_2(input A,B,C,
2                       output S);
3     wire w1,w2,w3,w4;
4     and g1(w1,~A,~B,~C),
5         g2(w2,~A,B,C),
6         g3(w3,A,B,~C),
7         g4(w4,A,~B,C);
8     or g5(S,w1,w2,w3,w4);
9
10 endmodule
11

```

## Verilog Simulation:

