... escale Semiconductor Application Note

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP)

By Dejan G. Minic

This application note demonstrates the matrix multiplication technique using the DSP563xx Enhanced Filter Coprocessor (EFCOP). The EFCOP is a general-purpose, fully programmable filter coprocessor that operates concurrently with DSP core operations and requires minimal CPU intervention. The EFCOP has dedicated modes of operation for performing real and complex finite impulse response (FIR) filtering, infinite impulse response (IIR) filtering, adaptive filtering, and multichannel FIR filtering. This application note demonstrates how to use the EFCOP multichannel FIR filtering to perform matrix multiplications. After a quick refresher on matrix multiplication basics, this application note describes two ways to perform matrix multiplication on the EFCOP, which are polling or DMA with interrupts. A basic knowledge of the DSP563xx EFCOP is assumed.¹

CONTENTS

1	Matrix Multiplication Basics	2
2	Matrix Multiplication With EFCOP	
3	Polling	
4	DMA with Interrupts	
•	pendix A: de for Polling	19
•	pendix B:	23



^{1.} For details on EFCOP architecture and functionality, consult the following documents: EFCOP programming chapter in the *DSP56321 Reference Manual* (DSP56321RM) and the application note entitled *Programming the DSP56300 Enhanced Filter Coprocessor (EFCOP)* (APR39).

1 Matrix Multiplication Basics

Two-dimensional matrices are designated by number of rows and columns. For example, a matrix with two rows and three columns is a 2×3 matrix. To multiply two matrices (A,B) and get the correct result, the number of columns in matrix A must equal the number of rows in matrix B. **Example 1** illustrates matrix multiplication where matrix A is 2×3 elements, and matrix B is 3×4 elements, and their resulting product is matrix C, which is 2×4 elements:

- Matrix A [2 × 3]
- Matrix B [3 × 4]
- Matrix C [2 × 4]
- $A \times B = C$

The matrix multiplication consists of a series of multiply and accumulate operations, commonly used in basic filtering operations. Because the EFCOP is a general-purpose, fully programmable filter coprocessor, it can be programmed to perform matrix multiplication very efficiently with minimal DSP core intervention.

Example 1. $A \times B = C$

```
B11 B12 B13 B14

B21 B22 B23 B24

B31 B32 B33 B34

C11 C12 C13 C14

C21 C22 C23 C24
```

The order of multiplication of each element is as follows:

```
C11 = A11 B11 + A12 B21 + A13 B31

C21 = A21 B11 + A22 B21 + A23 B31

C12 = A11 B12 + A12 B22 + A13 B32

C22 = A21 B12 + A22 B22 + A23 B32

C13 = A11 B13 + A12 B23 + A13 B33

C23 = A21 B13 + A22 B23 + A23 B33

C14 = A11 B14 + A12 B24 + A13 B34

C24 = A21 B14 + A22 B24 + A23 B34
```

2 Matrix Multiplication With EFCOP

Finite impulse response (FIR) filters have four operating modes: real, complex, alternating complex, and magnitude. In addition, the EFCOP supports multiple channels. In an EFCOP filtering application that operates in real mode using a single channel, the EFCOP completes the following steps, which are also illustrated in **Figure 1**:

- **1.** Take an input, x(n), from the FDIR.
- 2. Save the input while shifting the previous inputs down in the filter data memory (FDM) by incrementing the value in the Filter Data Buffer Base Address (FDBA) register by one.
- **3.** Multiply each input in the FDM by the corresponding coefficient, *Bi*, stored in the filter coefficient memory (FCM).
- **4.** Accumulate the multiplication results.
- **5.** Place the accumulation result, w(n), into the Filter Data Output Register (FDOR).

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1






Figure 1. EFCOP Multiplication Operation

The mathematical operations of this digital filtering are similar to those of matrix multiplication. We can use this similarity to our advantage when implementing a matrix multiplication algorithm. **Figure 2** illustrates the applied approach.




Figure 2. EFCOP Matrix Multiplication Operation

In this approach, we store the elements of matrix A in the FDM and the elements of matrix B in the FCM. We place the result of the multiplication operation, which is a single element of matrix C, into in the FDOR. If the values in the FDM and FCM are replaced by the values of two matrixes, we can successfully perform matrix multiplication using the EFCOP.

The dimensions of matrix A determine the values of the EFCOP configuration parameters. More specifically, the number of columns in matrix A determines the EFCOP filter length. For the matrix A that we have defined, which has three columns, the EFCOP filter length value is set to three. Similarly, the number of rows in matrix A determines the number of EFCOP filter channels. For our matrix A, which has two rows, the number of filtered channels is set to two. **Figure 3** illustrates the relationship of the EFCOP configuration parameter and the dimensions of matrix A.

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1






Figure 3. Matrix A Dimensions

The Filter Count (FCNT) register, which sets the filter length, starts the count from 0, so (FilterLength –1) is assigned to the FCNT register. The EFCOP Decimation/Channel Count (FDCH) register, which sets the number of EFCOP filter channels and the decimation, starts the count from 0, so (NumberOfChannels –1) is assigned to the FDCH register. **Figure 4** illustrates the placement of matrix A and matrix B elements in the EFCOP memory.




Figure 4. EFCOP FDM and FCM Organization

The dimensions of matrix A make it necessary to configure the EFCOP for two channels and set its filter length to three. Therefore, the matrix A elements are ordered as follows: A11, A12, A13, A21, A22, and A23. Matrix A is ordered in the FDM in row-by-row order. Matrix B is placed into the FCM in column-by-column order. The matrix multiplication operation yields matrix C. When a 2×3 matrix is multiplied with a 3×4 matrix, the resulting matrix is a 2×4 , as shown in **Figure 4**.

After the EFCOP registers are configured and the values of matrix A and B are properly placed into the FDM and FCM, respectively, the EFCOP can be enabled to start the calculation. The EFCOP first multiplies the filter data from channel 1 (A11, A12 and A13) with the first set of filter coefficients (B11, B21 and B31). The result is placed into matrix C memory space at location C11. **Figure 5** illustrates this operation.

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1






Figure 5. The A11×B11 + A12 × B21 + A13 × B31 = C11 Operation

Next, the EFCOP multiplies the filter data from channel 2 (A21, A22 and A23) with the first set of filter coefficients (B11, B21 and B31). The result is placed into the matrix C memory space at location C21, as shown in **Figure 6**.




Figure 6. The A21 \times B11 + A22 \times B21 + A23 \times B31 = C21 Operation

Next, the EFCOP multiplies the filter data from channel 1 (A11, A12 and A13) with the second set of filter coefficients (B12, B22 and B32). The result is placed into the matrix C memory space at location C12, as illustrated in **Figure 7**.

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1



6




Figure 7. The A11 \times B12 + A12 \times B22 + A13 \times B32 = C12 Operation

The EFCOP now multiplies the filter data from channel 2 (A21, A22 and A23) with the second set of filter coefficients (B12, B22 and B32). The result is placed into the matrix C memory space at location C22, as illustrated in **Figure 8**.




Figure 8. The A21 \times B12 + A22 \times B22 + A23 \times B32 = C22 Operation

Next the EFCOP multiplies the filter data from channel 1 (A11, A12 and A13) with the third set of filter coefficients (B13, B23 and B33). The result is placed into the matrix C memory space at location C13, as illustrated in **Figure 9**.

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1






Figure 9. The A11 \times B13 + A12 \times B23 + A13 \times B33 = C13 Operation

Next, the EFCOP multiplies the filter data from channel 2 (A21, A22, and A23) with the third set of filter coefficients (B13, B23 and B33). The result is placed into the matrix C memory space at location C23, as illustrated in **Figure 10**.




Figure 10. The A21 × B13 + A22 × B23 + A23 × B33 = C23 Operation

Next, the EFCOP multiplies the filter data from channel 1 (A11, A12 and A13) with the fourth set of filter coefficients (B14, B24 and B34). The result is placed into the matrix C memory space at location C14, as illustrated in **Figure 11**.

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1






Figure 11. A11× B14 + A12 × B24 + A13 × B34 = C14

Finally, the EFCOP multiplies the filter data from channel 2 (A21, A22 and A23) with the fourth set of filter coefficients (B14, B24, and B34). The result is placed into the matrix C memory space at location C24, as illustrated in **Figure 12**.




Figure 12. The A21× B14 + A22 × B24 + A23 × B34 = C24 Operation

The matrix multiplication operation is complete, and the result is stored in the matrix C memory space in the following order: C11, C21, C12, C22, C13, C23, C14, C24. The following multiplication operations were performed:

C11 = A11 B11 + A12 B21 + A13 B31

C21 = A21 B11 + A22 B21 + A23 B31

C12 = A11 B12 + A12 B22 + A13 B32

C22 = A21 B12 + A22 B22 + A23 B32

C13 = A11 B13 + A12 B23 + A13 B33

C23 = A21 B13 + A22 B23 + A23 B33

C14 = A11 B14 + A12 B24 + A13 B34

C24 = A21 B14 + A22 B24 + A23 B34

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1



3 Polling

Polling is one of the two ways discussed in this application note to perform matrix multiplication on the EFCOP. The other is DMA with interrupts, which is discussed in **Section 4**, *DMA with Interrupts*, on page 13. Polling is the simplest method of supplying and retrieving data to/from the EFCOP. For a polling implementation, the following operations are performed:

- 1. Initialize matrices A and B.
- 2. Initialize pointers to the memory addresses of matrices A, B, and C.
- **3.** Configure the EFCOP.
- **4.** Enable the EFCOP and load the first data.
- **5.** Retrieve the multiplication result from the EFCOP.
- **6.** Disable the EFCOP and increment the FCB address.
- **7.** Re-initialize the EFCOP and memory pointers and re-enable the EFCOP.
- **8.** Perform steps 4, 5, 6, 7, and 8 until the matrix calculation is complete.

For our DSP code example, we define the dimensions of matrix A as 2×3 and the dimensions of matrix B as 3×4 . See **Figure 13**.

```
$111111 $bbbbbb $666666 $ccccc
$111111 $333333 $555555

Matrix A

$111111 $bbbbbb $666666 $ccccc
$333333 $999999 $444444 $eeeeee

Matrix B
```

Figure 13. Declaration of Matrices A and B for Polling

Figure 14 illustrates the data initialization operation.

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1




Figure 14. Initializing the Data

Figure 15 illustrates the data pointer initialization for both matrix A and matrix B. Notice that matrix A is placed into the X DSP memory and matrix B is placed into Y DSP memory. Matrix A must be listed in row-by-row order, and matrix B must be listed in column-by-column order. The matrix elements must be placed in this precise order for the EFCOP to process the data properly.

The address pointers r0, r2, r3, and r4 and address offset n4 are initialized. The r0 register points to the address of the current element of matrix C. This is the location where results are stored. The r2 and r3 registers point to the address of the current and next elements in matrix A. The remaining registers, r4 and n4, point to matrix B in such a way that the value in n4 is the offset from the address in r4.






Figure 15. Initializing the Data Pointers

After the data and address pointers are declared and initialized, we can set up and enable the EFCOP.

Note: We must disable the EFCOP before configuring any of its registers.

To disable the EFCOP, we write all zeros to the EFCOP Control Status Register (FCSR). Then we set the number of filter channels, filter length, beginning address of the FDBA, and beginning address of the FCBA. Finally, we write the EFCOP configuration value to the FCSR to enable EFCOP operation. **Figure 16** illustrates the EFCOP the set up and enable procedure. Note the following EFCOP configuration settings:

- Real FIR filtering mode.
- Adaptive filtering mode is disabled and shared coefficient mode is enabled.
- Multi-channel mode is enabled and data initialization is disabled.
- Output and input interrupts are disabled.
- FDIR triggering is set to empty/full and FDOR triggering is set to full/empty.

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1






Figure 16. Set Up and Enable the EFCOP

After the EFCOP is enabled, it can receive and process data. The first calculation pass loads the first elements of matrix A into the FDIR. When FDOR is full, we retrieve the results. Next, we must disable the EFCOP to increment the FCBA address to point to the next column of the matrix A. Also we must re-initialize the address pointer of matrix A. Now the EFCOP can be re-enabled and the process repeats until all elements of matrix A and B are multiplied.

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1






Figure 17. EFCOP Operation Loop with Polling

4 DMA with Interrupts

For optimal matrix multiplication performance, you should use DMA with interrupts rather than polling to transfer data. The DMA method is far more efficient than polling because the DSP core has the least involvement in transferring data into and out of the EFCOP. For a DMA implementation, the following operations are performed:

- 1. Initialize matrix A and B.
- **2.** Configure and enable EFCOP.
- **3.** Set up and enable DMA1
- **4.** Set up and enable DMA0

For the DSP code example, we define the dimensions of matrix A to be 2×3 and matrix B to be 3×4 (see **Figure 13**).

Figure 18 illustrates the data initialization for both matrix A and matrix B. Notice that matrix A is placed into the X DSP memory and matrix B is placed into Y DSP memory. Matrix A must be listed in row-by-row order, and matrix B must be listed in column-by-column order. The matrix elements must be placed in this precise order for the EFCOP to process the data properly.

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1






Figure 18. Initialize the Data

After the data is initialized, the EFCOP can be configured.

Note: We must disable the EFCOP before configuring any of its registers.

To disable the EFCOP, we write all zeros to the FCSR. Now we can set the number of filter channels, filter length, beginning address of FDBA, and beginning address of FCBA. Finally, we write the EFCOP configuration value to the FCSR to enable the EFCOP. **Figure 19** illustrates the EFCOP initialization procedure. Note the following EFCOP configuration settings:

- Real FIR filtering mode.
- Adaptive filtering mode is disabled, and shared coefficient mode is enabled.
- Multi-channel mode is enabled and data initialization is disabled.
- Output and input interrupts are enabled.
- FDIR triggering is set to empty/full and FDOR triggering is set to full/empty.






Figure 19. Initialize the EFCOP

When the EFCOP is initialized, the DMA channels can be initialized. To eliminate the possibility of data loss, DMA channel 1 is configured and enabled first. This DMA channel takes the data results out of the FDOR register and places the data into the DSP memory. **Figure 20** illustrates the DMA1 initialization procedure. Note the following DMA1configuration settings:

- DMA source is in Y memory, and it has no update and no offset.
- DMA destination is in Y memory, and it is post incremented by 1 and has no offset.
- Non 3D mode and continuous mode is off.
- Word transfer. DE is not cleared.
- DMA interrupts are enabled.
- DMA1 priority level 3.

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1






Figure 20. Set Up and Enable DMA1

With DMA channel 1 configured and enabled it is safe to enable DMA channel 0. This DMA channel feeds the new data to be calculated to the FDIR. **Figure 21** illustrates the DMA0 initialization procedure. Note the following DMA0 configuration settings:

- DMA source is in X memory, and it post incremented by 1 and has no offset.
- DMA destination is in Y memory, and it has no update and no offset.
- Non 3D mode and continuous mode is off.
- Word transfer, DE cleared.
- DMA interrupt enabled.
- DMA1 priority level 2.

17






Figure 21. Set Up and Enable DMA0

After the EFCOP and DMA channels are configured and enabled, the matrix multiplication calculation begins to execute with minimal DSP core intervention. The DSP core can perform other processing and receive a DMA1 done interrupt, as illustrated in **Figure 22**. This interrupt updates the EFCOP coefficient address and restarts DMA channel 0. This process continues until all data is multiplied.






Figure 22. DMA1 DONE Interrupt



Appendix A: Code for Polling

```
; Multiply matrix A with matrix B and store the data at the y: memory location
; using EFCOP and polling method.
; This program is used to verify EFCOP matrix multiplication results.
page 132,55,0,0,0
TITLE 'matrix2.asm'
    nolist
    INCLUDE "ioequ.asm"
; ************************
START
        equ $100
                         ; main program start address
A ROWS
                         ; matrix A 2*3
             equ 2
A COLS
             equ 3
B ROWS
             equ 3
                         ; matrix B 3*4
             equ 4
B COLS
C ROWS
                          ; matrix C 2*4
             equ 2
C COLS
             equ 4
                         ; X addr. of Matrix A
matrixA addr
            equ $2000
                         ; Y addr. of Matrix B
matrixB addr
             equ $0
matrixC addr
             equ $2000
                         ; Y addr. of Matrix C
expected result
            equ $2100
                         ; Y addr. of expected result
FCON
                         ; Enable EFCOP: Multi-Chan FIR, shar.coef
             equ $141
             equ $002
                         ; scale factor =16 (4-bit arith. left
FALU
CHANNELS
             equ $02
                         ; 2 Channels
FIR LEN
             equ 3
                         ; EFCOP FIR length
DST COUNT
             equ 4
                         ; 3*8 Output count
FDBA ADDRS
                         ; Data Taps Start Address x:$0.
             equ 0
FCBA ADDRS
             equ 0
                         ; Coeff. Start Address y:$0.
***********************************
    org x:matrixA addr
dc
    $222222
dc
    $44444
    $666666
dc
    $111111
da
dc
    $333333
dc
    $555555
dc
    $000000
    $000000
dc
```

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1



```
org y:matrixB addr
dc
     $111111
     $dddddd
dc
dc
     $333333
     $00000
dc
dc
     $bbbbbb
    $555555
dc
dc
    $999999
dc
    $000000
dc
    $666666
dc
    $aaaaaa
     $44444
dc
dc
    $000000
dc
    $ccccc
dc
     $222222
dc
     $eeeeee
    org y:matrixC addr
ds
     org y:expected result
dc
     $1b4e81
dc
     $16c16c
dc
     $c962fc
dc
    $d4c3b2
     $2468ac
dc
     $1907f6
dc
dc
     $f6e5d4
     $fb72ea
dc
org P:0
     jmp START
; ***********************
;* PROGRAM START
org P:START
       movep #$84004f,x:M PCTL ; 311 PLL: 16.8*80/9=149.33 MHz
;
     movep
           #$80000a,x:$ffffd0
                               ; 321 DPLL for 321
           #$00000c,x:$ffffd1
                               ; 321 DPLL for 321
     movep
     rep #10
    nop
CALCSTART
    movep #$000, y:M FCSR
                            ; Reset EFCOP
                             ; DEST. address
     move #matrixC addr,r0
     move #matrixA addr,r2
                             ; INPUT address
     move #matrixA addr+3,r3
                             ; INPUT address
     move #$0,r4
                             ; FCDB address
                              ; FCDB address offset
     move #$4,n4
     movep #CHANNELS-1, y:M FDCH
                             ; 3 Channels, no decimation
```

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1



```
; FIR length
      movep #FIR LEN-1, y:M FCNT
      movep #FDBA ADDRS, y:M FDBA
                                   ; FIR Data Taps Start Address
      movep #FCBA ADDRS, y:M FCBA
                                    ; FIR Coeff. Start Address
                                    ; Enable EFCOP
      movep #FCON, y:M FCSR
                  ; EFCOP Control Status Register
                  ; [0] = FEN = 1 \rightarrow EFCOP enabled
                  ; [1] = FLT = 0 \rightarrow FIR filter
                  ; [2] = FADP = 0 -> adaptive mode disabled
                  ; [3] = FUPD = 0 -> coefficient update is complete
                  ; [5:4] = FOM = 00 -> Mode 0: Real FIR filter
                  ; [6] = FMLC = 1 -> Multichannel mode disabled
                  ; [7] = FPRC = 0 -> Initialization enabled
                  ; [8] = FSCO = 1 -> shared coefficients
                  : [9] = Reserved = 0
                  ; [10] = FDIIE = 0 -> input interrupt disabled
                  ; [11] = FDOIE = 0 -> output interrupt disabled
                  ; [12] = FSAT = 0 -> Overflow or underflow has not occurred
                  ; [13] = FCONT = 0 -> memory contention has not occurred
                  ; [14] = FDIBE = 0 ->Filter data input buff.(FDIR) is empty/full
                  ; [15] = FDOBF = 0 ->Filter data output buff.(FDOR) is full/empty
                  ; [23:16] = reserved = 0
; *********
                    EFCOP Initilization ************************
      do #DST COUNT, endd
      do #FIR LEN, endin
      movep x:(r2)+,y:M FDIR
                                    ; initialize EFCOP input buffer
      movep x:(r3)+,y:M FDIR
endin nop
      nop
      movep x:(r2),y:M FDIR
      movep x:(r3), y:M FDIR
      jclr #15,y:M_FCSR,*
                                    ; wait till output buffer full
      movep y:M FDOR, y: (r0)+
      jclr #15,y:M_FCSR,*
                                    ; wait till output buffer full
      movep y:M FDOR, y: (r0)+
     nop
      nop
      movep #$000, y:M FCSR
                                   ; Reset EFCOP
      rep #6
      nop
      move (r4)+n4
                                    ; increment
      movep r4,y:M FCBA
                                    ; FIR Coeff. Start Address
      move #matrixA addr,r2
                                    ; re-init INPUT address
      move #matrixA addr+3,r3
                                    ; re-init INPUT address
                                   ; Enable EFCOP
      movep #FCON, y:M FCSR
endd nop
```

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1



```
nop
   nop
   jsr check
; *********************
pass nop
   debug
   nop
; verify generated output matches expected results
check
        #matrixC addr,r0
   move
        #expected_result,r4
   move
   do #8, endc
   move
        y:(r0)+,a
   move
        y: (r4) + , b
       a,b
   cmp
   jne
        fail
endc
fail nop
   debug
   nop
```



Appendix B: Code for DMA with Interrupts

```
; This program demonstrates EFCOP matrix multiplication.
; Multiply matrix A with matrix B and store the data at the y memory
; location using EFCOP, interrupt service routine and dma transfers.
page 132,55,0,0,0
TITLE 'matrixdma int.asm'
   nolist
   INCLUDE "ioequ.asm"
   INCLUDE "intequ.asm"
   INCLUDE "equ.asm"
   INCLUDE "data.asm"
   list
   include 'int.asm'
   section matrixdma int
; External Variable Definitions
; ************************
; definitions of variables that are accessible by other routines external
; to this section
   xdef PASS
   xdef FAIL
   xdef CALCSTART
   xdef DONE
*************************
```

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1



```
;* INTERRUPT VECTOR
org P:0
    jmp START
;* PROGRAM START
org P:START
      movep #$84004f,x:M PCTL ; 311 PLL: 16.8*80/9=149.33 MHz
         #$80000a,x:$ffffd0 ; 321 DPLL for 321
    movep
         #$00000c,x:$ffffd1 ; 321 DPLL for 321
    movep
    rep #10
    nop
    clr
    clr
    nop
    nop
DMA INIT
    bset
         #8,sr
    bclr
         #9,sr
                        ; unmask IPLs
         #IPRCV,x:<<M IPRC
                        ; enable dma interrupts
    movep
          #IPRPV,x:<<M IPRP
                        ; enable peripheral interrupts
    movep
CALCSTART
    movep
            #$000,y:M FCSR ; Reset EFCOP
            #$2ffc,r2
                             ; DMA0 INT flag address
    move
                             ; for DMA1 INT flag address
             #$1,n2
    move
                         ; FCDB address
            #FCBA ADDRS,r4
    move
            #(B_ROWS+1),n4
                             ; FCDB address offset (+1 is for the 0s)
    move
             #(B ROWS),n4
                              ; FCDB address offset (+1 is for the 0s)
    move
;****** EFCOP Initilization *********************************
```

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1



```
#(CHANNELS-1), y:M FDCH ; 3 Channels, no decimation
     movep
                 #(FIR LEN-1), y:M FCNT
                                        ; FIR length
     movep
                                       ; FIR Data Taps Start Address
     movep
                 #FDBA ADDRS, y:M FDBA
                 #FCBA ADDRS, y:M FCBA
                                       ; FIR Coeff. Start Address
     movep
                 #FCON1, y:M FCSR
                                        ; Enable EFCOP
     movep
           movep
                 #M FDOR, x:M DSR1
                                        ; DMA src. addr. points to EFCOP out reg.
     movep
                 #matrixC addr,x:M DDR1 ; Init DMA destination address.
                 #FIR NUMOUT, x:M DCO1
     movep
                                       ; Init DMA count.
                 #DCR1 VALUE, x:M DCR1 ; Start DMA 1 with FDOBF output buffer
     movep
full
                                        ; DMA request.
          DMA 0 init to input DATA to EFCOP ***************************
                 #matrixA addr,x:M DSR0 ; DMA src addr points to the INPUT data
     movep
     movep
                 #M FDIR,x:M DDR0
                                        ; Init DMA destination address.
     movep
                 #FIR NUMIN1,x:M DCO0
                                       ; Init DMA count
                 #DCR0 VALUE, x:M DCR0
                                        ; Init DMA contr reg to line mode
     movep
                                        ; with FDIBE input buffer empty DMA
request.
                 #$03,mr
                                        ; mask interrupts
     ori
     nop
     nop
     nop
     nop
     jclr
                  #0,x:M DSTR,*
                                        ; wait till DMA 0 ends
                 #$000, y:M FCSR
                                        ; Reset EFCOP
     movep
                 #FCON2, y:M FCSR
                                        ; Enable EFCOP
     movep
     nop
     nop
     nop
     nop
                 #matrixA addr,x:M DSR0 ; Reset DMA0 src. addr pointer
     movep
     movep
                 #FIR NUMIN2,x:M DCO0
                                       ; Init DMA count
                 #DCR0 VALUE, x:M DCR0
     movep
                                        ; Enable DMA0
```

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1



```
nop
  nop
  nop
                     ; wait here
   bra
DONE
   ori
         #$03,mr
                        ; mask interrupts
  movep
         #DCR0 OFF,x:M DCR0
                        ; Disable DMA0
         #DCR1 OFF, x:M DCR1
                        ; Disable DMA1
   movep
   jsr CHECK
PASS nop
  debuq
  nop
; verify generated output matches expected results
CHECK
         #matrixC addr,r0
   move
   move
        #expected result, r4
  do #(C_ROWS*C_COLS),ENDC
  move
        y:(r0)+,a
   move
        y:(r4)+,b
        a,b
   cmp
   jne
         FAIL
ENDC
   rts
FAIL nop
   debug
   nop
   endsec
```

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1



```
end
*******************************
  Copyright (C) 2001 Freescale Semiconductor, Inc.
; int.asm
CC, MEX
  opt
     140
  page
Copyright (C) 2001 Freescale Semiconductor, Inc.
  Description:
     This file holds the interrupt vectors and routines
section int
; External Variable References
; references to variables defined external to this section
xref
      CALCSTART
 xref
     PASS
 xref
      FAIL
      DONE
  xref
;External Routine Definitions
; definitions of routines that are accessible by other routines external to
```

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1



; this section

```
; Local equates
; ************************
INT
    EQU
         $000500
; Interrupt Vectors
p:I_RESET
                        ;Hardware reset
     org
     jsr
          CALCSTART
          p:I DMA0
                         ;DMA0 done
     org
          DMA0 DONE
     jsr
     org
          p:I DMA1
                         ;DMA1 done
          DMA1 DONE
     jsr
     org
          p:I SCITD
                         ;SCI transmit
;
     jsr
          STRINT
          p:I_SI1RD
                         ;ESSI1 receive OK
     org
     jsr
          DMA2_START
          p:I_DMA2
                         ;DMA2 done
     org
     jsr
          DMA2 DONE
                         ;ESSIO transmit
          p:I SIOTD
     org
     jsr
          DMA3 START
                         ;DMA3 done short interrupt
          p:I DMA3
;
     org
          DMA3 DONE
     jsr
                         ;DMA4 done
          p:I_DMA4
     org
```

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1



```
DMA4 DONE
       jsr
                                    ;DMA5 done
              p:I DMA5
       org
              DMA5_DONE
       jsr
       org
              p:I_TIM0C
                                   ;Timer 0 Compare
       jsr
              DMA4 START
; Interrupt Routines
      org
             p:INT
DMA1 DONE
                               ; count how many times
     nop
     move x:(r2+n2),a0
                               ; dmal is accessed
     inc
     nop
     move a0,x:(r2+n2)
               \#0,x:M_DSTR,*; wait till DMA 0 ends
     jclr
               #$000,y:M_FCSR
     movep
                              ; Reset EFCOP
     move
               (r4) + n4
                               ; increment
     movep
               r4,y:M_FCBA
                              ; FIR Coeff. Start Address
               #FCON2,y:M FCSR ; Enable EFCOP
     movep
     nop
     nop
     nop
     nop
     nop
     nop
               #C COLS, a0
     move
               x:(r2+n2),b0
     move
               a,b
     cmp
               DONE
     jge
```

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1



```
#matrixA_addr,x:M_DSR0 ; Reset DMA0 src. addr pointer
   movep
          #DCR0_VALUE,x:M_DCR0
                         ; Enable DMA0
   movep
   rti
;
DMA0 DONE
   nop
   move
      x:(r2),a0
   inc
   nop
   move
       a0,x:(r2)
   nop
   nop
   nop
   nop
   nop
   nop
   rti
Copyright (C) 2001 Freescale Semiconductor, Inc.
```

Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP), Rev. 1





How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations not listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GMBH Technical Information Center Schatzbogen 7 81829 München, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T. Hong Kong +800 2666 8080

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004, 2005.



Document Order No.: AN2691 Rev. 1 8/2005