Trabalho: Projeto e Simulação de uma ULA em VHDL

Aluno: Adriano Ulrich do Prado Wiedmann Matrícula: 202014824

Objetivo:

Projetar, simular e sintetizar uma versão da Unidade lógica e Aritmética (ULA) do RISC-V de 32 bits utilizando o *ModelSim*.

Versão ModelSim:

O trabalho foi realizado utilizando o ModelSim na versão 20.1.1.

Código:

Este trabalho consiste em dois arquivos vhd. O arquivo *ulaRiscv.vhd* e *ulaTestbench.vhd* (*testbench*).

1. Arquivo ulaRiscv.vhd

É definido uma entidade chamada "ulaRiscv". Nela é criada um parâmetro genérico chamado WSIZE de tamanho 32 bits. As portas da entidade definidas são:

- A e B Duas entradas de dados de 32 bits;
- opcode Entrada de 4 bits que representa as operações;
- Z Uma saída de dados de 32 bits;
- zero Uma porta de saída que indica se o resultado da operação é 0 ou não, representado por um único bit.

As operações que este código realiza são as seguintes:

Operação	Significado	OpCode
ADD A, B	Z recebe a soma das entradas A, B	0000
SUB A, B	Z recebe A - B	0001
AND A, B	Z recebe a operação lógica A and B, bit a bit	0010
OR A, B	Z recebe a operação lógica A or B, bit a bit	0011
XOR A, B	Z recebe a operação lógica A xor B, bit a bit	0100
SLLA, B	Z recebe a entrada A deslocada B bits à esquerda	0101
SRLA, B	Z recebe a entrada A deslocada B bits à direita sem sinal	0110
SRAA, B	Z recebe a entrada A deslocada B bits à direita com sinal	0111
SLT A, B	Z = 1 se A < B, com sinal	1000
SLTU A, B	Z = 1 se A < B, sem sinal	1001
SGE A, B	Z = 1 se A ≥ B, com sinal	1010
SGEU A, B	Z = 1 se A ≥ B, sem sinal	1011
SEQ A, B	Z = 1 se A == B	1100
SNE A, B	Z = 1 se A != B	1101

Para a realização dessas operações é utilizado *Case-When statement* e através do *opcode* é realizado a operação. Conforme as Figuras 1 e 2.

```
case opcode is

-- ADD A, B
when "0000" => a32 <= std_logic_vector(signed(A) + signed(B));

-- SUB A, B
when "0001" => a32 <= std_logic_vector(signed(A) - signed(B));

-- AND A, B
when "0010" => a32 <= A AND B;

-- OR A, B
when "0011" => a32 <= A OR B;

-- XOR A, B
when "0100" => a32 <= A XOR B;

-- SLL A, B
when "0101" => a32 <= std_logic_vector(shift_left(unsigned(A), to_integer(unsigned(B)))); -- A SLL B

-- SRA A, B sem sinal
when "0110" => a32 <= std_logic_vector(shift_right(unsigned(A), to_integer(unsigned(B)))); -- A SRL B

-- SRA A, B com sinal
when "0111" => a32 <= std_logic_vector(shift_right(signed(A), to_integer(unsigned(B))));</pre>
```

Figura 1 – Através do *opcode* é identificado a operação a ser realizada.

```
-- SLT A, B
when "1000" => a32 <= (others => '0'); -- inicializa com zero
        if signed(A) < signed(B) then</pre>
               a32(0) <= '1';
       end if;
 - SLTU A, B
when "1001" => a32 <= (others => '0'); -- inicializa com zero
        if unsigned(A) < unsigned(B) then
               a32(0) <= '1';
       end if;
-- SGE A, B
when "1010" => a32 <= (others => '0'); -- inicializa com zero
       if signed(A) >= signed(B) then
               a32(0) <= '1';
        end if;
-- SGEU A, B
when "1011" => a32 <= (others => '0'); -- inicializa com zero
        if unsigned(A) >= unsigned(B) then
               a32(0) <= '1';
       end if;
-- SEQ A, B
when "1100" => a32 <= (others => '0'); -- inicializa com zero
        if A = B then
               a32(0) <= '1';
        end if;
-- SNE A, B
when "1101" => a32 <= (others => '0'); -- inicializa com zero
       if A /= B then
               a32(0) <= '1';
        end if;
when others => a32 <= X"000000000";
```

Figura 2 – Através do *opcode* é identificado a operação a ser realizada.

2. Arquivo ulaTestbench.vhd

No testbench é realizado a associação (port mapping) dos sinais entre a unidade de teste (ulaTestbench) e a unidade de design (ulaRiscv) da seguinte forma:

E para verificar o funcionamento, é atribuído valores às variáveis A_tb e B_tb. E para *opcode_tb* é atribuído o *opcode* da instrução. Por exemplo:

A diferença entre as comparações com e sem sinal:

As operações com sinal consideram o bit mais significativo como o bit de sinal. Se o bit for 1, o número é considerado negativo. Se o bit for 0, o número é considerado positivo.

Já as operações sem sinal tratam todos os bits como magnitude, sem distinguir um bit de sinal.

Como se poderia detectar overflow nas operações ADD e SUB?

A detecção de *overflow* pode ser realizada observando o *carry-in* e o *carry-out* da posição do bit de sinal. E ocorre um overflow se ambos forem diferentes.

Simulação:

-- Teste 1 - ADD com resultado positivo:

```
/ulatestbench/uut/B
/ulatestbench/uut/B
/ulatestbench/uut/Copcode
/ulatestbench/uut/Z
/ulatestbench/uut/Z
/ulatestbench/uut/Z
/ulatestbench/uut/zero
/ulatestbench/uut/a32
/ulatestbench/uut/a32
```

-- Teste 2 - ADD com resultado 0

	0000000000000001000000000001100	000000000000000000000000000000000000000
≖ -	1111111111111110111111111111110100	111111111111111111111111111111111111111
≖ -	0000	0000
≖ – 4 /ulatestbench/uut/Z	000000000000000000000000000000000000000	000000000000000000000000000000000000000
👍 /ulatestbench/uut/zero	1	
+- /ulatestbench/uut/a32	000000000000000000000000000000000000000	000000000000000000000000000000000000000

-- Teste 3 - ADD com resultado negativo

≖ -	000000000000000000000000000000000000000	000000000000000000000000000000000000000
≖ - ✓ /ulatestbench/uut/B	111111111111111111111111111110000	11111111111111111111111111111110000
≖ -	0000	0000
≖ – ♦ /ulatestbench/uut/Z	11111111111111111111111111111111111	111111111111111111111111111111111111111
👍 /ulatestbench/uut/zero	0	
I → /ulatestbench/uut/a32	111111111111111111111111111111111111	(11111111111111111111111111111111111111
<u> </u>		

-- Teste 4 - SUB com resultado positivo

	000000000000000000000111100011100	0000000000000000000111100011100
-/// /ulatestbench/uut/B	000000000000000000000000000000000000000	000000000000000000000000000000000000000
II ✓ /ulatestbench/uut/opcode	0001	0001
 _ /ulatestbench/uut/Z	0000000000000000000111100010111	00000000000000000000111100010111
👍 /ulatestbench/uut/zero	0	
+	000000000000000000000111100010111	0000000000000000000111100010111

-- Teste 5 - SUB com resultado 0

≖ -	0000000000000000000000000000011000	000000000000000000000000000000000000000
∓ -	00000000000000000000000000011000	000000000000000000000000000000000000000
∓ -	0001	0001
≖ –/ulatestbench/uut/Z	000000000000000000000000000000000000000	000000000000000000000000000000000000000
👍 /ulatestbench/uut/zero	1	
<u></u>	000000000000000000000000000000000000000	000000000000000000000000000000000000000
p————		

-- Teste 6 - SUB com resultado negativo

+- /ulatestbench/uut/A	00000000000000000000000000000000001111	00000000000	000000000000	0000001111
≖ -	0000000000000000000110100000000	0000000000	000000000011	0100000000
≖	0001	0001		
	11111111111111111111001100001111	11111111111	111111111100	1100001111
/ulatestbench/uut/zero	0			
	11111111111111111111001100001111	11111111111	111111111100	1100001111

-- Teste 7 – AND

<u>-</u> - /ulatestbench/uut/A	000000000000000000000000000000000000000	00000000000	000000010000	0001010100
≖ -❖ /ulatestbench/uut/B	0000000000000110001001000001111	00000000000	00011000100	1000001111
∓ -	0010	0010		
≖ – 4 /ulatestbench/uut/Z	000000000000000000000000000000000000000	00000000000	000000000000	0000000100
👍 /ulatestbench/uut/zero	0			
<u>-</u> - → /ulatestbench/uut/a32	000000000000000000000000000000000000000	00000000000	000000000000	0000000100

-- Teste 8 – OR

- - / / / / / / / / / /	000000000000000000100000001010100	00000000000	00000010000	0001010100
 - ↓ /ulatestbench/uut/B	00000000000000110001001000001111	00000000000	00011000100	1000001111
≖ -❖ /ulatestbench/uut/opcode	0011	(0011		
🛨 🔷 /ulatestbench/uut/Z	0000000000000011010101001001011111	(00000000000	00011010100	1001011111
💠 /ulatestbench/uut/zero	0			
- → /ulatestbench/uut/a32	0000000000000011010101001001011111	(00000000000	00011010100	1001011111

-- Teste 9 – XOR

	000000000000000000000000000001111	00000000000	00000000000	0000001111
∓ - 4 /ulatestbench/uut/B	11111111111111111111111111111111111	(111111111111	111111111111	1111111111
/ulatestbench/uut/opcode	0100	0100		
+-4 /ulatestbench/uut/Z	111111111111111111111111111111110000		111111111111	1111110000
4 /ulatestbench/uut/zero	0			1111110000
77	111111111111111111111111111111111111			
+ /ulatestbench/uut/a32	111111111111111111111111111111111111111		111111111111	100000

-- Teste 10 – SLL

- - / / / / / / / / / /	0000000000000000000111111111111	0000000000	000000000011	11111111111
 4 4 4 4 4 4 4 4 4 4	000000000000000000000000000000000000000	0000000000	000000000000	0000001000
- - - - - - - - - -	0101	0101		
≖ - / /ulatestbench/uut/Z	00000000000111111111111100000000	0000000000	001111111111	1100000000
/ulatestbench/uut/zero	0			
≖ - ♦ /ulatestbench/uut/a32	00000000000111111111111100000000	0000000000	001111111111	1100000000
·				

-- Teste 11 – SRL

- /ulatestbench/uut/A	11111111111111111111111111111111000	111111111111111111111111111111111000
<u>-</u> /ulatestbench/uut/B	000000000000000000000000000000000000000	000000000000000000000000000000000000000
	0110	0110
	011111111111111111111111111111100	0111111111111111111111111111111111100
/ulatestbench/uut/zero	0	
I → /ulatestbench/uut/a32 I → /ulatestbench/uut/a32	0111111111111111111111111111111100	011111111111111111111111111111111111111

-- Teste 12 – SRA

	1111111111111111111111111111111000	111111111111111111111111111111111111111	0
≖ ⊸∲ /ulatestbench/uut/B	000000000000000000000000000000000000000	000000000000000000000000000000000000000	1
≖ -	0111	0111	
≖ –♠ /ulatestbench/uut/Z	111111111111111111111111111111100	111111111111111111111111111111111111111	0
/ulatestbench/uut/zero	0		Ų
 → /ulatestbench/uut/a32	1111111111111111111111111111111100	111111111111111111111111111111111111111	0

-- Teste 13 – SLT

≖ -🍫 /ulatestbench/uut/A	111111111111111100100010111101101	1111111111	11111001000	1011101101
∓ -	11111111111111110010001101001100	11111111111	11111001000	1101001100
∓ - ✓ /ulatestbench/uut/opcode	1000	1000		
 /ulatestbench/uut/Z	000000000000000000000000000000000000000	00000000000	00000000000	0000000001
👍 /ulatestbench/uut/zero	0			
→ /ulatestbench/uut/a32	000000000000000000000000000000000000000	00000000000	00000000000	0000000001

-- Teste 14 – SLTU

+- /ulatestbench/uut/A	00000000000000000000000000011111100	(00000000000000000000000000000000000000
≖ -	0000000000000000000111100000000	0000000000000000000111100000000
x - y /ulatestbench/uut/opcode	1001	1001
≖ – 4 /ulatestbench/uut/Z	000000000000000000000000000000000000000	000000000000000000000000000000000000000
👍 /ulatestbench/uut/zero	0	
+> /ulatestbench/uut/a32	000000000000000000000000000000000000000	000000000000000000000000000000000000000

-- Teste 15 – SGE

<u>+</u> -	1111111111111111111111111111110001	11111111111	111111111111	1111110001
💶 🥠 /ulatestbench/uut/B	111111111111111111111111111111111111111	(11111111111)	111111111111	1111101101
≖ -	1010	1010		
≖– /ulatestbench/uut/Z	000000000000000000000000000000000000000	00000000000	000000000000	0000000001
/ulatestbench/uut/zero	0			
 → /ulatestbench/uut/a32	000000000000000000000000000000000000000	00000000000	000000000000	0000000001
			l	ı

-- Teste 16 – SGEU

/ulatestbench/uut/A	1111111111111111111110000000000001	1111111111	111111111100	00000000001
💶 🥠 /ulatestbench/uut/B	000000000000000000000000000001101	0000000000	0000000000000	00000001101
I - ✓ /ulatestbench/uut/opcode	1011	1011		
IIIIIIIIIIIII	000000000000000000000000000000000000000	0000000000	0000000000000	00000000001
/ulatestbench/uut/zero	0			
	000000000000000000000000000000000000000	0000000000	000000000000	00000000001

-- Teste 17 – SEQ

≖ -	0000000000000000111100000000001	(00000000000000001111000000000001
 / / / / / / / / / /	000000000000000111100000000001	00000000000000001111000000000001
∓ -	1100	1100
≖ – 4 /ulatestbench/uut/Z	000000000000000000000000000000000000000	000000000000000000000000000000000000000
👍 /ulatestbench/uut/zero	0	
	000000000000000000000000000000000000000	000000000000000000000000000000000000000

-- Teste 18 – SNE

IESTE 19 – SINE		
 → /ulatestbench/uut/A	0000000000000000111100000000001	00000000000000001111000000000001
≖ -	000000000000000111100010000001	00000000000000001111000100000001
≖ -	1101	1101
≖ – 4 /ulatestbench/uut/Z	000000000000000000000000000000000000000	000000000000000000000000000000000000000
👍 /ulatestbench/uut/zero	0	
	000000000000000000000000000000000000000	000000000000000000000000000000000000000
		

Código ulaRiscv.vhd:

end behavioral;

```
-- Adriano Ulrich do Prado Wiedmann 202014824
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity ulaRiscv is
                    generic (WSIZE : natural := 32);
                    port (
                                                            : in std_logic_vector(WSIZE-1 downto 0);
: in std_logic_vector(3 downto 0);
: out std_logic_vector(WSIZE-1 downto 0);
                                       opcode
Z
zero
                                                            : out STD LOGIC);
end ulaRiscv:
architecture behavioral of ulaRiscv is signal a32 : std_logic_vector(WSIZE-1 downto 0);
                    process (opcode, A, B, a32) begin
                                        if (a32 = X''00000000'') then zero \leq '1'; else zero \leq '0'; end if;
                                        case opcode is
                                                            \label{eq:continuous} \begin{array}{l} --\,ADD\,A,\,B\\ when \,\,\text{"0000"} \Longrightarrow a32 <= std\_logic\_vector(signed(A) + signed(B)); \end{array}
                                                            -- SUB A, B
                                                            when \ "0001" \Longrightarrow a32 \Longleftarrow std\_logic\_vector(signed(A) - signed(B));
                                                            -- AND A, B
when "0010" => a32 <= A AND B;
                                                            -- OR A, B
                                                            when "0011" => a32 <= A OR B;
                                                            -- XOR A, B
when "0100" => a32 <= A XOR B;
                                                            -- SLL A, B when "0101" => a32 <= std logic vector(shift left(unsigned(A), to integer(unsigned(B)))); -- A SLL B
                                                             -- SRA\ A,\ B\ sem\ sinal \\ when\ "0110" => a32 <= std\_logic\_vector(shift\_right(unsigned(A),\ to\_integer(unsigned(B)))); -- A\ SRL\ B
                                                             -- SRA\ A,\ B\ com\ sinal \\ when\ "0111" => a32 <= std\_logic\_vector(shift\_right(signed(A),\ to\_integer(signed(B)))); 
                                                            -- SLT A, B when "1000" => a32 <= (others => '0'); -- inicializa com zero if signed(A) < signed(B) then a32(0) <= '1';
                                                            end if;
                                                            -- SLTU A, B when "1001" => a32 <= (others => '0'); -- inicializa com zero
                                                            if unsigned(A) \le unsigned(B) then a32(0) \le 1';
                                                            end if;
                                                            - SGE A, B when "1010" => a32 <= (others => '0');   
   — inicializa com zero if signed(A) >= signed(B) then  
                                                            a32(0) <= '1';
end if;
                                                            -- SGEU A, B
                                                            when "1011" => a32 <= (others => '0'); -- inicializa com zero if unsigned(A) >= unsigned(B) then
                                                            end if;
                                                            -- SEQ A, B when "1100" => a32 <= (others => '0'); -- inicializa com zero if A = B then a32(0) <= '1';
                                                            end if;
                                                            -- SNE A, B when "1101" => a32 <= (others => '0'); -- inicializa com zero if A /= B then a32(0) <= '1';
                                                            end if;
                                                            when others => a32 \le X"000000000";
                                       end case;
                    end process:
```

Código ula Testbench.vhd:

```
-- Adriano Ulrich do Prado Wiedmann 202014824
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity ulaTestbench is
end ulaTestbench;
architecture tb arch of ulaTestbench is
                        component ulaRiscv is
                                               generic (WSIZE : natural := 32);
port(
                                                                                                : in std_logic_vector(WSIZE-1 downto 0);
: in std_logic_vector(3 downto 0);
: out std_logic_vector(WSIZE-1 downto 0);
                                                                        A, B
                                                                        opcode
Z
                                                                        zero
                                                                                                : out STD_LOGIC);
                        end component;
                                                                        : std_logic_vector(31 downto 0);
: std_logic_vector(3 downto 0);
: std_logic_vector(31 downto 0);
: STD_LOGIC;
                         signal A_tb, B_tb
                        signal opcode_tb
signal Z_tb
                        signal zero_tb
begin
                        uut: ulaRiscv port map (A => A_tb, B => B_tb,
                                                                                                o_tb,
opcode => opcode_tb,
Z => Z_tb,
                                                                                                zero => zero_tb
                        process begin
                                                -- Teste 1 - ADD com resultado positivo
                                                A_tb <= X"0000000C";
B_tb <= X"00000005";
                                                opcode_tb <= "0000";
                                                wait for 1 ns:
                                               wait for 1 ns;
assert Z_tb = X"00000011"
report "Erro - teste 1 - ADD"
severity error;
                                                \label{eq:control_control_control} \begin{array}{l} \text{--- Teste 2 - ADD com resultado 0} \\ \text{A\_tb} \mathrel{<=} X"0001000C"; \\ \text{B\_tb} \mathrel{<=} X"FFFEFFF4"; \end{array}
                                                opcode_tb <= "0000";
                                                wait for 1 ns;
                                                assert Z_tb = X"00000000"
                                                                       report "Erro - teste 2 - ADD" severity error;
                                               -- Teste 3 - ADD com resultado negativo
A_tb <= X"0000000F";
B_tb <= X"FFFFFFF0";
opcode_tb <= "0000";
                                              wait for 1 ns;
assert Z_tb = X"FFFFFFF"
report "Erro - teste 3 - ADD"
severity error;
                                                -- Teste 4 - SUB com resultado positivo
                                               A_tb <= X"00000F1C";
B_tb <= X"0000005";
opcode_tb <= "0001";
                                                wait for 1 ns;
assert Z_tb = X"00000F17"
                                                                        report "Erro - teste 4 - SUB"
severity error;
                                                \label{eq:control_state} \begin{array}{l} \text{-- Teste 5 - SUB com resultado 0} \\ A\_tb <= X"00000018"; \\ B\_tb <= X"00000018"; \end{array}
                                                opcode_tb <= "0001";
wait for 1 ns;
assert Z_tb = X"00000000"
                                                                       report "Erro - teste 5 - SUB" severity error;
                                                -- Teste 6 - SUB com resultado negativo
                                                \begin{array}{l} A\_tb <= X"0000000F"; \\ B\_tb <= X"00000D00"; \end{array}
                                                opcode_tb <= "0001";
wait for 1 ns;
                                                assert Z_tb = X"FFFFF30F"
                                                                        report "Erro - teste 6 - SUB"
severity error;
                                                -- Teste 7 - AND
A_tb <= X"00004054";
B_tb <= X"0003120F";
                                                opcode_tb <= "0010";
wait for 1 ns;
assert Z_tb = X"00000004"
                                                                        report "Erro - teste 7 - AND"
                                                                        severity error;
                                                -- Teste 8 - OR
A_tb <= X"00004054";
B_tb <= X"0003120F";
```

```
opcode tb <= "0011";
wait for 1 ns;
assert Z_tb = X"0003525F"
                      report "Erro - teste 8 - OR" severity error;
-- Teste 9 - XOR
A_tb <= X"0000000F";
B_tb <= X"FFFFFFF;
opcode_tb <= "0100";
wait for 1 ns;
assert Z_tb = X"FFFFFF0"
                      report "Erro - teste 9 - XOR"
                      severity error;
-- Teste 10 - SLL
A_tb <= X"00000FFF";
B_tb <= X"00000008";
opcode_tb <= "0101";
wait for 1 ns;
assert Z_tb = X"000FFF00"
                      report "Erro - teste 10 - SLL"
                      severity error;
-- Teste 11 - SRL
A_tb <= X"FFFFFF8";
B_tb <= X"00000001";
opcode_tb <= "0110";
opcode_to ~ ;
wait for 1 ns;
assert Z_tb = X"7FFFFFFC"
report "Erro - teste 11 - SRL"
"""report report;
-- Teste 12 - SRA

A_tb <= X"FFFFFFF8";
B_tb <= X"00000001";
opcode_tb <= "0111";
wait for 1 ns;
assert Z_tb = X"FFFFFFC"
                     report "Erro - teste 12 - SRA" severity error;
-- Teste 13 - SLT

A_tb <= X"FFFF22ED";

B_tb <= X"FFFF234C";

opcode_tb <= "1000";
wait for 1 ns;
assert Z_tb = X"00000001"
                      report "Erro - teste 13 - SLT" severity error;
-- Teste 14 - SLTU

A_tb <= X"000000FC";
B_tb <= X"00000F00";
opcode_tb <= "1001";
wait for 1 ns;
assert Z_tb = X"00000001"
                      report "Erro - teste 14 - SLTU" severity error;
-- Teste 15 - SGE
A_tb <= X"FFFFFFF1";
B_tb <= X"FFFFFFED";
opcode_tb <= "1010";
wait for 1 ns;
assert Z_tb = X"00000001"
                      report "Erro - teste 15 - SGE"
                      severity error;
-- Teste 16 - SGEU
A_tb <= X"FFFFF001";
B_tb <= X"0000000D";
opcode_tb <= "1011";
wait for 1 ns;
assert Z_tb = X"00000001"
                      report "Erro - teste 16 - SGEU"
                      severity error;
-- Teste 17 - SEQ
A_tb <= X"0000F001";
B_tb <= X"0000F001";
opcode_tb <= "1100";
wait for 1 ns;
assert Z_tb = X"00000001"
                      report "Erro - teste 17 - SEQ"
                      severity error;
-- Teste 18 - SNE
A_tb <= X"0000F001";
B_tb <= X"0000F101";
opcode_tb <= "1101";
wait for 1 ns;
assert Z_tb = X"00000001"
                      report "Erro - teste 17 - SNE"
                      severity error;
```

wait;