

1. Description

1.1. Project

Project Name	stm32_to_ros
Board Name	NUCLEO-F446RE
Generated with:	STM32CubeMX 6.9.2
Date	10/14/2023


1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F446
MCU name	STM32F446RETx
MCU Package	LQFP64
MCU Pin number	64

1.3. Core(s) information

Core(s)	Arm Cortex-M4

2. Pinout Configuration




3. Pins Configuration

Pin Number LQFP64	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
4	· ·	Dawer		
1	VBAT	Power	CDIO EVIIA	D4 [Dlue Dueb Dutter]
2	PC13	1/0	GPIO_EXTI13	B1 [Blue PushButton]
3	PC14-OSC32_IN	1/0	RCC_OSC32_IN	
4	PC15-OSC32_OUT	1/0	RCC_OSC32_OUT RCC_OSC_IN	
5	PH0-OSC_IN	1/0		
6	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
7	NRST	Reset		
12	VSSA	Power		
13	VDDA PA2	Power	LICADTO TV	LICADT TV
16		1/0	USART2_TX	USART_TX
17	PA3 VSS	I/O Power	USART2_RX	USART_RX
19	VDD	Power		
20	PA4 *	I/O	GPIO_Output	ssel1
21	PA5 *	1/0	GPIO_Output	LD2 [Green Led]
22	PA6	1/0	SPI1_MISO	LDZ [Oreen Led]
23	PA7	I/O	SPI1_MOSI	
30	VCAP_1	Power	01 11_INIOO1	
31	VSS	Power		
32	VDD	Power		
43	PA10 *	1/0	GPIO_Output	ssel2
46	PA13	I/O	SYS_JTMS-SWDIO	TMS
47	VSS	Power		
48	VDD	Power		
49	PA14	I/O	SYS_JTCK-SWCLK	TCK
55	PB3	I/O	SPI1_SCK	-
56	PB4 *	I/O	GPIO_Output	reset_shield_2
57	PB5 *	I/O	GPIO_Output	reset_shield_1
60	воото	Boot		
63	VSS	Power		
64	VDD	Power		

^{*} The pin is affected with an I/O function

4. Clock Tree Configuration



Page 4

5. Software Project

5.1. Project Settings

Name	Value	
Project Name	stm32_to_ros	
Project Folder	/home/adrien/STM32CubeIDE/workspace_1.13.2/stm32_to_ros	
Toolchain / IDE	STM32CubeIDE	
Firmware Package Name and Version	STM32Cube FW_F4 V1.27.1	
Application Structure	Advanced	
Generate Under Root	Yes	
Do not generate the main()	No	
Minimum Heap Size	0x200	
Minimum Stack Size	0x400	

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	SystemClock_Config	RCC
2	MX_GPIO_Init	GPIO
3	MX_DMA_Init	DMA
4	MX_USART2_UART_Init	USART2
5	MX_TIM2_Init	TIM2
6	MX_SPI1_Init	SPI1

1. Power Consumption Calculator report

1.1. Microcontroller Selection

Series	STM32F4
Line	STM32F446
MCU	STM32F446RETx
Datasheet	DS10693_Rev6

1.2. Parameter Selection

Temperature	25
Vdd	3.3

1.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


1.4. Sequence

	1	
Step	Step1	Step2
Mode	RUN	STOP UDM (Under Drive)
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	RAM/FLASH/REGON/ART/P REFETCH	n/a
CPU Frequency	180 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	46 mA	55 μA
Duration	0.1 ms	0.9 ms
DMIPS	225.0	0.0
Ta Max	98.02	104.99
Category	In DS Table	In DS Table

1.5. Results

Sequence Time	1 ms	Average Current	4.65 mA
Battery Life	1 month	Average DMIPS	225.0 DMIPS

1.6. Chart



2. Peripherals and Middlewares Configuration

2.1. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator Low Speed Clock (LSE): Crystal/Ceramic Resonator

2.1.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

RCC Parameters:

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

Power Over Drive Disabled

2.2. SPI1

Mode: Full-Duplex Master

2.2.1. Parameter Settings:

Basic Parameters:

Frame Format Motorola

Data Size 8 Bits

First Bit MSB First

Clock Parameters:

Prescaler (for Baud Rate) 8 *

Baud Rate 4.875 MBits/s *

Clock Polarity (CPOL) High *
Clock Phase (CPHA) 2 Edge *

Advanced Parameters:

CRC Calculation Disabled NSS Signal Type Software

2.3. SYS

Debug: Serial Wire

Timebase Source: SysTick

2.4. TIM2

Clock Source : Internal Clock

2.4.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0
Counter Mode Up

Counter Period (AutoReload Register - 32 bits value) 769231 *
Internal Clock Division (CKD) No Division
auto-reload preload Enable *

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx_EGR)

2.5. **USART2**

Mode: Asynchronous

2.5.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

^{*} User modified value

3. System Configuration

3.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
RCC	PC14- OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15- OSC32_OU T	RCC_OSC32_O UT	n/a	n/a	n/a	
	PH0- OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI1	PA6	SPI1_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA7	SPI1_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB3	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	TMS
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	TCK
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USART_TX
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USART_RX
GPIO	PC13	GPIO_EXTI13	External Interrupt Mode with Falling edge trigger detection	No pull-up and no pull-down	n/a	B1 [Blue PushButton]
	PA4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	ssel1
	PA5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD2 [Green Led]
	PA10	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	ssel2
	PB4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	reset_shield_2
	PB5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	reset_shield_1

3.2. DMA configuration

DMA request	Stream	Direction	Priority
USART2_TX	DMA1_Stream6	Memory To Peripheral	Low
USART2_RX	DMA1_Stream5	Peripheral To Memory	Low

USART2_TX: DMA1_Stream6 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Byte
Memory Data Width: Byte

USART2_RX: DMA1_Stream5 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Byte
Memory Data Width: Byte

3.3. NVIC configuration

3.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority		
Non maskable interrupt	true	0	0		
Hard fault interrupt	true	0	0		
Memory management fault	true	0	0		
Pre-fetch fault, memory access fault	true	0	0		
Undefined instruction or illegal state	true	0	0		
System service call via SWI instruction	true	0	0		
Debug monitor	true	0	0		
Pendable request for system service	true	0	0		
System tick timer	true	0	0		
DMA1 stream5 global interrupt	true	0	0		
DMA1 stream6 global interrupt	true	0	0		
TIM2 global interrupt	true	0	0		
USART2 global interrupt	true	0	0		
PVD interrupt through EXTI line 16	unused				
Flash global interrupt	unused				
RCC global interrupt	unused				
SPI1 global interrupt	unused				
EXTI line[15:10] interrupts	unused				
FPU global interrupt	unused				

3.3.2. NVIC Code generation


Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true
DMA1 stream5 global interrupt	false	true	true
DMA1 stream6 global interrupt	false	true	true
TIM2 global interrupt	false	true	true
USART2 global interrupt	false	true	true

stm32_	_to_	ros	Pro	ject
Confid	ura	ition	Re	port

* User modified value

4. System Views

- 4.1. Category view
- 4.1.1. Current



5. Docs & Resources

Type Link