

OBJETS

[illegible][illegible]

ARGENT

Diagram illustrating a 4-bit shift register structure with four stages labeled pc, pa, po, and pp. Each stage has a 4-bit input and a 4-bit output. The outputs of pc, pa, and po are connected to the inputs of the next stage. The output of pp is connected to the input of pc. The inputs of pc, pa, and po are connected to a common 4-bit bus. The output of pp is connected to the input of pc.

OBJETS

	Valeur	Poids
# □□□□ □□□□ □□□□ □□□□ □□□□ □□□□		

[illegible]

ARGENT

Diagram illustrating a 4-bit shift register structure with four stages labeled pc, pa, po, and pp. Each stage has a 4-bit input and a 4-bit output. The inputs are connected to the outputs of the previous stage. The final output of the pp stage is connected to a 4-bit output bus.

OBJETS

	Valeur	Poids
#		

[illegible]

ARGENT

Diagram illustrating a 4-bit shift register structure. The inputs are labeled pc, pa, po, and pp. Each input has a 4-bit bus. The pp input has a 4-bit bus with a 1 in the second bit from the left. The output is a 4-bit bus with a 1 in the second bit from the left.

OBJETS

	Valeur	Poids
# □□□□□□□□		

[illegible]

ARGENT

Diagram illustrating a 4-bit shift register structure with four stages labeled pc, pa, po, and pp. Each stage has a 4-bit input and a 4-bit output. The inputs are connected to the outputs of the previous stage. The outputs are connected to the inputs of the next stage. The final output of the pp stage is connected to a 4-bit output bus.