Anahita Afshari, Meron Asfaw

Introduction

Our ISA is an accumulation instruction set architecture that minimizes the number of available R-type and I-type binary-encoded, 9-bit instructions without losing the ability to execute the given programs. Our design philosophy is maximizing the amount of registers to use efficiently within our small set of developed instructions, so that we can minimize the number of bits that our op-codes use. By minimizing the number of bits our opcodes take, we can allow for more registers in the architecture.

Instruction Formats & Operations + Examples of Assembly to/from Machine Code

Туре	8th bit	7nd bit	6rd bit	5th bit	4th bit	3th bit	2th bit	1th bit	0th bit
	0	2-bit opcode		2-bit destination register		2-bit target register		2-bit source register	
R		Function	Оро	code	Example		Explanation		
		add	00	ad	R2 = R1 + R0 add R2,R1,R0 R2 = R1 + 2'R0 + 1 Adds/Subtracts oper register from source register				
		Example:		0_00_100100 0x024			add R1 to R0 and store in R2		
		xor	01	R2 = R0 ^ R1		Write the result of the source and target registers into the destination register			
		Example:		0_01_100100 0x064			xor R1 to R0 and store in R2		
		shift	10	R3 =	(R3<<1)	R3	Shifts the destination register by a value; ha 2-bit destination regist 1-bit direction determinator (0 for left for right) and last 3 bits the value to be shifted		ue; has register, on or left, 1 3 bits for

Anahita Afshari, Meron Asfaw

		Example:		0_	_10_110010 0x0B2	shift left R3 by #2 positions	
				0_	_10_111011 0x0BB	shift right R3 by #3 positions	
		and	11	R2 = R0 & R1		Write the result of the source and target registers into the destination register	
		Example: 0_11_100100 0x0E4			and R1 with R0 and store in R2		
	1	2-b	it opcode	6-bit source regi		ster or two 3-bit registers	
		Function	Оро	code	Example	Explanation	
I		lw	00		lw R2, R0	Loads value at the address of the source register	
		Example:	1_00_0100 0x110			load value of R0 into	
		sw	0	1	sw R2, R3	Stores value at the address of source register	
		Example:			_011010 <15A	store value of R3 in R2	
		beq	1	.0	br somewhere	Branches to some address	
		Example:			_111111 <1BF	branch to stp	
		stp	1	1	stp program	Our stop signal so that our program execution is stopped at the right time	
		Example:		1_11_111111 0x1FF		end operation	

Anahita Afshari, Meron Asfaw

Internal Operands

mernar oper				
R0				
R1	Quick crithmetic and logic energtions like ADD and VOD			
R2	Quick arithmetic and logic operations like ADD and XOR			
R3				
R4				
R5				
R6				
R7	General storage			
R8				
R9				
R10				
R11				
R12	Dronohing addrogges			
R13	Branching addresses			
R14				
R15	Accumulator			

Control flow branches

We support traditional branching, denoted with the instruction **beq.** Target addresses are calculated based on their current bit location, and the maximum branch distance has a 6-bit length, meaning the maximum branch distance that we support is #63 or 0x3F.

Addressing modes

Memory addressing is supported directly in a 6-bit length relative to the register's location.

Anahita Afshari, Meron Asfaw

Machine classification

Our machine can be classified as a hybrid between an accumulator, load-store, and register machine, because we use elements of all three. We utilize many registers and denote specific registers for specific functions, we load and store with instructions based on the rd/rs/rt load-store architecture standard, and the accumulator is used when we do destructive instructions like for example A = A + B, which we have shown below using our instructions:

load R0 // A
load R1 // B
add R0, R0, R1
store R0