

Embedded System Architecture - CSEN 701

Module 2: Microcontroller Fundamentals

Lecture 04: Overview on ARM Cortex M0+ Architecture


Dr. Eng. Catherine M. Elias

catherine.elias@guc.edu.eg


***Lecturer, Computer Science and Engineering,
Faculty of Media Engineering and Technology, German University in Cairo***

- Recap on RP2040
- The ARM Processors
- ARM Cortex M0+

System Overview of the RP2040 Chip




System Overview of the RP2040 Chip





(DMA) is a feature in computer systems that allows peripherals or memory components to transfer data directly to and from memory without involving the CPU.


System Overview of the RP2040 Chip




Any Observations?



Arm Microcontrollers Manufacturers





Arm Market Share!!



Some History!


1983-1985

- The first Arm is developed at Acorn Computers limited at Cambridge, England
- **ARM** Stands for Acorn RISC Machine



1990


- Company has structured as joint between Acorn Computers, Apple Computers (Apple Inc.) and VLSI Technology.
- The name has changed to Advanced RISC Machine




Why ARM?

- ARM Architecture is a family of **RISC-based Processor** architectures:
 - **Power Efficiency**, because it requires less transistors per instruction in RISC
 - **Widely used in mobile devices**,
 - Designed and licensed to a wide eco-system by ARM

ARM Processors: Classes




ARM Processors: Classes Performance




ARM Processors: Classes Applications



ARM Cortex-Mx: Classes Performance



AMR Cortex-Mx: Instruction Set Architecture




AMR Cortex-M_x: Instruction Set Architecture


Processor	ARM Architecture	Core Architecture	Thumb®	Thumb®-2	Hardware Multiply	Hardware Divide	Saturated Math	DSP Extensions	Floating Point
Cortex-M0	ARMv6-M	Von Neumann	Most	Subset	Optional	No	No	No	No
Cortex-M0+	ARMv6-M	Von Neumann	Most	Subset	Optional	No	No	No	No
Cortex-M1	ARMv6-M	Von Neumann	Most	Subset	Optional	No	No	No	No
Cortex-M3	ARMv7-M	Harvard	Entire	Entire	Optional	Yes	Yes	No	No
Cortex-M4	ARMv7E-M	Harvard	Entire	Entire	Optional	Yes	Yes	Yes	Optional

Overview

- The Cortex-M0+ processor builds on the very successful Cortex-M0 processor, retaining full instruction set and tool compatibility, while **further reducing energy consumption** and increasing performance.
- Remember that the Cortex-M0+ itself is a microprocessor.
- The main architecture is the **ARMv6-M**.




Block Diagram



**Advanced High-performance Bus (AHB)
**Advanced Peripheral Bus (APB)

Block Diagram


*Any Familiar Components??
Does this diagram look familiar???*



designed to facilitate high-speed communication between various components in a microcontroller or system-on-chip (SoC).

**Advanced High-performance Bus (AHB)
**Advanced Peripheral Bus (APB)

Block Diagram






manages communication between the APB bus and multiple peripheral devices.

Execution, Stages and Throughput in Pipeline

- Pipelining can be described as a technique in which **multiple instructions are overlapped at the time of execution.**
- There are **five stages** in the pipeline, and all these stages are connected with each other so that they can form a pipe-like structure.
- In the pipeline, there are **two ends** in which one end is used to **enter** the instruction, and the second end is used to **exit** it.
- Because of the pipeline, the overall **instruction throughput is increased.**
- Each segment of the pipeline system has the input register followed by a combinational circuit.
- The data is contained with the help of a register, and operations on that data are performed with the help of this combinational circuit.
- The result of a combinational circuit will be applied to the input register of next segment.


Execution, Stages and Throughput in Pipeline

- The five stages are:
 - Stage 1 is the instruction fetch
 - Stage 2 is the instruction decodes stage
 - Stage 3 is the Instruction executes stage
 - Stage 4 is the Memory Access stage
 - Stage 5 is the Write Back stage





Execution Pipelining Types

The more pipe stages there are, the faster the pipeline




Single Level Pipelining

2-Level Pipelining




Pipelining



Programming Tools

- Visual wizard tools (such as STMCubeMX, Arduino IDE) → *Let's see this together now 😊*
- Hardware Abstraction Layer (HAL) libraries → *For the rest of the semester 😊*
- Bare-metal: Bypass HAL and possibly CMSIS-Core → *Next Lecture & Tutorials 😊*



**Common Microcontroller Software Interface Standard (CMSIS)

Let's have some fun 😊

For Further Inquiries, Please
 ***send an email***

Catherine.elias@guc.edu.eg,
Catherine.elias@ieee.org

Thank you for your attention!

See you next time 😊