

Quartus Prime Lite Edition - C:/AlteraPrg/qsys_control/qsys_control - qsys_control

File Edit View Project Assignments Processing Tools Window Help

Project Navigator Files Files qsys_control

Files

- qsys_control.sdc
- nios2_control/synthesis/nios2_control.qip
- beMicro_MAX10_top.sdc
- qsys_control_top.v

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Glob
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Filter
- Flow Messages
- Flow Suppressed Mes
- Assembler
- TimeQuest Timing An

Flow Summary

<<Filter>>

Flow Status	Successful - Thu Jun 29 18:57:39 2017
Quartus Prime Version	16.1.0 Build 196 10/24/2016 S/Lite Edition
Revision Name	qsys_control
Top-level Entity Name	qsys_control_top
Family	MAX 10
Device	10M08DAF484C8GES
Timing Models	Preliminary
Total logic elements	4,759 / 8,064 (59 %)
Total registers	2777
Total pins	14 / 250 (6 %)
Total virtual pins	0
Total memory bits	80,664 / 387,072 (21 %)
Embedded Multiplier 9-bit elements	6 / 40 (13 %)
Total PLLs	1 / 2 (50 %)
UFM blocks	1 / 1 (100 %)
ADC blocks	0 / 1 (0 %)

Tasks

Compilation

Task	OK
Compile Design	OK
Analysis & Synthesis	OK
Filter (Place & Route)	OK
Assembler (Generate programming files)	OK
TimeQuest Timing Analysis	OK
EDA Netlist Writer	OK

Quartus Prime Tcl Console

h

?

<

All

<<Filter>>

Find...

Find Next

Type ID Message

- Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings
- 293000 Quartus Prime Full Compilation was successful. 0 errors, 276 warnings

System (1) Processing (481)

100% 00:02:27