QUESTIONS

The goal of this assignment is to extend your knowledge of schematic design using Quartus Prime by using pipelining and IP blocks to improve design performance. The student should be following the video instructions and creating the example as they go along. Their progress is checked at milestones by presenting screenshots which are matched to the solution screenshots to verify their work. Milestones checked are design schematic creation, timing improvement with pipelining, pin assignment, timing analysis and simulation.

This assignment is required. Peers must review 3 submissions to pass the assignment.

SOLUTIONS:







