

Ben Robison

benrobison@gmail.com | ae0lis.github.io | github.com/Ae0lis | linkedin.com/in/benrobison/

Education

University of Washington – BS in Electrical and Computer Engineering June 2028 (Expected)

- GPA: **3.8**; Dean's List (six quarters); Tau Beta Pi Engineering Honor Society

Skills

RTL/HDL: SystemVerilog, Verilog; RTL design, functional verification, FPGA synthesis, timing analysis

Programming: C, Python, Java, SQL, Git; embedded Linux

Hardware/EDA: ModelSim, Quartus Prime, TimeQuest, DE1-SoC, Cyclone V, Avalon-MM, KiCad

Projects

FPGA GEMM Accelerator ae0lis.github.io/projects/gemm_accelerator

- Designed an 8×8 signed-INT8 GEMM accelerator in SystemVerilog using 64 parallel MAC units with INT32 accumulation; synthesized to 64 Cyclone V DSP blocks.
- Integrated the accelerator with the ARM HPS over Avalon-MM and wrote an embedded Linux C driver to load operands, control execution, and compare all 64 outputs against a software reference on a DE1-SoC.
- Computed one 8×8 -by- 8×8 matrix product in nine core cycles (180 ns at 50 MHz, excluding host transfers) with a 77.48 MHz post-fit worst-corner Fmax.
- Verified the RTL with self-checking testbenches and 1,000 randomized control-interface operations.

FPGA Rhythm Game ae0lis.github.io/projects/dwyt

- Designed and deployed a four-lane rhythm game in SystemVerilog on a Cyclone V FPGA, using per-row FSMs and 10-bit LFSRs to generate and score notes across four difficulty levels on a 16×16 LED matrix; validated the design in ModelSim and on DE1-SoC hardware.
- Implemented a single-clock enable architecture, two-flip-flop input synchronizers, and event latching; reduced the initial logic footprint by approximately 35% to 330 ALUTs and 194 registers.

Experience

Undergraduate Researcher, ACME Lab @ UW – Seattle, WA Sep 2026 - Present

- Optimizing hls4ml deployments for edge computing on an FPGA

Program Analyst, CBRE (Google Account) – San Jose, CA Aug 2026 – Sep 2026

Summer Associate, CBRE (Google Account) – San Jose, CA Jun 2026 – Aug 2026

- Rehired as a program analyst to improve asset mapping and identify data gaps supporting predictive maintenance efforts.
- Designed the SQL backend and dashboard frontend for a KPI display; presented the architecture to a senior Google stakeholder and secured approval for implementation.
- Audited an engineering report to guide facilities operations strategy, avoiding approximately \$10K in unnecessary work.

Embedded Systems Engineer, Husky Robotics @ UW – Seattle, WA Feb 2026 – Present

- Automated the rover's soil-sampling sequence in C on a Raspberry Pi, coordinating auger, lift, and collection-box actuation with time-of-flight fill detection and Hall-effect sensors for auger-column homing and dig-stop limits.
- Refactored the shared embedded-C codebase using conditional compilation and rewrote Makefile targets, eliminating duplicate entry-point conflicts and enabling subsystem reuse in automated routines.
- Built and tested PWM mappings and collection-box controls; supported rover electronics assembly through soldering, crimping, and wiring.

Technical Writer, Sensors, Energy, and Automation Lab (SEAL) @ UW – Seattle, WA Dec 2025 – Apr 2026