
This is an example to show how to translate programs into RTL. A simple program to calc gcd.

Algorithm 1 Euclidean algorithm

```
1: procedure GCD(a, b)
       while a \neq b do
          if a > b then
3:
              a := a - b
4:
          else
5:
6:
              b := b - a
7:
          end if
       end while
8:
       {f return} \ a
9:
10: end procedure
```

Segment into basic blocks. Draw a flow chart.



Map the basic blocks $\{\#2, \#3, \#4, \#6, \#9\}$ to program counter values $PC = \{0, 1, 2, 3, 4\}$.

```
This is a state machine \langle S, \Delta, I, F \rangle.
State space S = \{PC \times A \times B\}
Initial states set I = \{s \mid s \in S, pc = 0\}
Final states set F = \{s \mid s \in S, pc = 4\}
Write out state shift rule \Delta (as APL?!).
```

Describe the state machine in Verilog.

```
module gcd(a, b, reset, return_val, ready, clk)
    input [31:0] a;
    input [31:0] b;
    input reset;
    output [31:0] return_val;
    output ready;
    input clk;
    reg [31:0] mem_a; // S
    reg [31:0] mem_b; // S
    reg [31:0] pc;
                     // S
   reg [31:0] result;
    reg halt;
    always @(posedge clk)
      begin
        if (reset == 0)
        begin
         mem_a <= a; // I
         mem_b \ll b; // I
         pc <= 0;
                     // I
         halt <= 0;
        end
        else if (halt == 0)
        begin
               if (pc == 0 && mem_a != mem_b) begin pc <= 1; end // Delta
          else if (pc == 0 && mem_a == mem_b) begin pc <= 4; end // Delta
          else if (pc == 1 && mem_a > mem_b) begin pc <= 2; end // Delta
          else if (pc == 1 && mem_a <= mem_b) begin pc <= 3; end // Delta
          else if (pc == 2) begin pc <= 0; mem_a <= mem_a - mem_b; end // Delta
          else if (pc == 3) begin pc <= 0; mem_b <= mem_b - mem_a; end // Delta
          else if (pc == 4) begin result <= mem_a; halt <= 1; end // F
        end
      end
    assign return_val = result;
    assign ready = halt;
endmodule
```

It's done.