# 8 General-purpose I/Os (GPIO)

#### 8.1 Introduction

Each general-purpose I/O port has four 32-bit configuration registers (GPIOx\_MODER, GPIOx\_OTYPER, GPIOx\_OSPEEDR and GPIOx\_PUPDR), two 32-bit data registers (GPIOx\_IDR and GPIOx\_ODR) and a 32-bit set/reset register (GPIOx\_BSRR). Ports A and B also have a 32-bit locking register (GPIOx\_LCKR) and two 32-bit alternate function selection registers (GPIOx\_AFRH and GPIOx\_AFRL).

On STM32F07x and STM32F09x devices, also ports C, D, E, and F have two 32-bit alternate function selection registers (GPIOx AFRH and GPIOx AFRL).

Port E is available on STM32F07x and STM32F09x devices only.

### 8.2 **GPIO** main features

- Output states: push-pull or open drain + pull-up/down
- Output data from output data register (GPIOx\_ODR) or peripheral (alternate function output)
- Speed selection for each I/O
- Input states: floating, pull-up/down, analog
- Input data to input data register (GPIOx\_IDR) or peripheral (alternate function input)
- Bit set and reset register (GPIOx\_BSRR) for bitwise write access to GPIOx\_ODR
- Locking mechanism (GPIOx\_LCKR) provided to freeze the port A or B I/O port configuration.
- Analog function
- Alternate function selection registers (at most 16 AFs possible per I/O)
- Fast toggle capable of changing every two clock cycles
- Highly flexible pin multiplexing allows the use of I/O pins as GPIOs or as one of several peripheral functions

# 8.3 GPIO functional description

Subject to the specific hardware characteristics of each I/O port listed in the datasheet, each port bit of the general-purpose I/O (GPIO) ports can be individually configured by software in several modes:

- Input floating
- Input pull-up
- Input-pull-down
- Analog
- Output open-drain with pull-up or pull-down capability
- Output push-pull with pull-up or pull-down capability
- Alternate function push-pull with pull-up or pull-down capability
- Alternate function open-drain with pull-up or pull-down capability



RM0091 Rev 10 149/1017

Each I/O port bit is freely programmable, however the I/O port registers have to be accessed as 32-bit words, half-words or bytes. The purpose of the GPIOx\_BSRR register is to allow atomic read/modify accesses to any of the GPIOx\_ODR registers. In this way, there is no risk of an IRQ occurring between the read and the modify access.

Figure 16 shows the basic structures of a standard I/O port bit. Table 24 gives the possible port bit configurations.




Figure 16. Basic structure of an I/O port bit

Table 24. Port bit configuration table<sup>(1)</sup>

MODER(i) [1:0]	OTYPER(i)	OSPEEDR(i) [1:0]		DR(i) :0]	I/O conf	figuration
	0		0	0	GP output	PP
	0		0	1	GP output	PP + PU
	0		1	0	GP output	PP + PD
01	0	SPEED	1	1	Reserved	
01	1	[1:0]	0	0	GP output	OD
	1		0	1	GP output	OD + PU
	1		1	0	GP output	OD + PD
	1		1	1	Reserved (GP o	utput OD)
	0		0	0	AF	PP
	0		0	1	AF	PP + PU
	0		1	0	AF	PP + PD
10	0	SPEED	1	1	Reserved	
10	1	[1:0]	0	0	AF	OD
	1		0	1	AF	OD + PU
	1		1	0	AF	OD + PD
	1		1	1	Reserved	



MODER(i) [1:0]	OTYPER(i)		EEDR(i) 1:0]		DR(i) :0]	I/O conf	iguration
	х	х	х	0	0	Input	Floating
00	х	х	х	0	1	Input	PU
	х	х	х	1	0	Input	PD
	х	х	х	1	1	Reserved (input t	floating)
	х	х	х	0	0	Input/output	Analog
11	х	х	х	0	1		
	х	х	х	1	0	Reserved	
	х	х	х	1	1		

Table 24. Port bit configuration table<sup>(1)</sup> (continued)

#### 8.3.1 General-purpose I/O (GPIO)

During and just after reset, the alternate functions are not active and most of the I/O ports are configured in input floating mode.

The debug pins are in AF pull-up/pull-down after reset:

- PA14: SWCLK in pull-down
- PA13: SWDIO in pull-up

When the pin is configured as output, the value written to the output data register (GPIOx\_ODR) is output on the I/O pin. It is possible to use the output driver in push-pull mode or open-drain mode (only the low level is driven, high level is HI-Z).

The input data register (GPIOx\_IDR) captures the data present on the I/O pin at every AHB clock cycle.

All GPIO pins have weak internal pull-up and pull-down resistors, which can be activated or not depending on the value in the GPIOx\_PUPDR register.

## 8.3.2 I/O pin alternate function multiplexer and mapping

The device I/O pins are connected to on-board peripherals/modules through a multiplexer that allows only one peripheral alternate function (AF) connected to an I/O pin at a time. In this way, there can be no conflict between peripherals available on the same I/O pin.

Each I/O pin has a multiplexer with up to eight alternate function inputs (AF0 to AF7) that can be configured through the GPIOx\_AFRL (for pin 0 to 7) and GPIOx\_AFRH (for pin 8 to 15) registers:

- After reset the multiplexer selection is alternate function 0 (AF0). The I/Os are configured in alternate function mode through GPIOx\_MODER register.
- The specific alternate function assignments for each pin are detailed in the device datasheet.

In addition to this flexible I/O multiplexing architecture, each peripheral has alternate functions mapped onto different I/O pins to optimize the number of peripherals available in smaller packages.



RM0091 Rev 10 151/1017

<sup>1.</sup> GP = general-purpose, PP = push-pull, PU = pull-up, PD = pull-down, OD = open-drain, AF = alternate function

To use an I/O in a given configuration, the user has to proceed as follows:

- **Debug function:** after each device reset these pins are assigned as alternate function pins immediately usable by the debugger host
- GPIO: configure the desired I/O as output, input or analog in the GPIOx\_MODER register.

#### • Peripheral alternate function:

- Connect the I/O to the desired AFx in one of the GPIOx\_AFRL or GPIOx\_AFRH register.
- Select the type, pull-up/pull-down and output speed via the GPIOx\_OTYPER,
   GPIOx\_PUPDR and GPIOx\_OSPEEDER registers, respectively.
- Configure the desired I/O as an alternate function in the GPIOx MODER register.

#### Additional functions:

- ADC and DAC connection can be enabled in ADC or DAC registers regardless the configured GPIO mode. When ADC or DAC uses a GPIO, it is recommended to configure the GPIO in analog mode, through the GPIOx MODER register.
- For the additional functions like RTC, WKUPx and oscillators, configure the required function in the related RTC, PWR and RCC registers. These functions have priority over the configuration in the standard GPIO registers.

Refer to the "Alternate function mapping" table in the device datasheet for the detailed mapping of the alternate function I/O pins.

### 8.3.3 I/O port control registers

Each of the GPIO ports has four 32-bit memory-mapped control registers (GPIOx\_MODER, GPIOx\_OTYPER, GPIOx\_OSPEEDR, GPIOx\_PUPDR) to configure up to 16 I/Os. The GPIOx\_MODER register is used to select the I/O mode (input, output, AF, analog). The GPIOx\_OTYPER and GPIOx\_OSPEEDR registers are used to select the output type (pushpull or open-drain) and speed. The GPIOx\_PUPDR register is used to select the pull-up/pull-down whatever the I/O direction.

### 8.3.4 I/O port data registers

Each GPIO has two 16-bit memory-mapped data registers: input and output data registers (GPIOx\_IDR and GPIOx\_ODR). GPIOx\_ODR stores the data to be output, it is read/write accessible. The data input through the I/O are stored into the input data register (GPIOx\_IDR), a read-only register.

See Section 8.4.5: GPIO port input data register ( $GPIOx\_IDR$ ) (x = A to F) and Section 8.4.6: GPIO port output data register ( $GPIOx\_ODR$ ) (x = A to F) for the register descriptions.

#### 8.3.5 I/O data bitwise handling

The bit set reset register (GPIOx\_BSRR) is a 32-bit register which allows the application to set and reset each individual bit in the output data register (GPIOx\_ODR). The bit set reset register has twice the size of GPIOx\_ODR.

To each bit in GPIOx\_ODR, correspond two control bits in GPIOx\_BSRR: BS(i) and BR(i). When written to 1, bit BS(i) **sets** the corresponding ODR(i) bit. When written to 1, bit BR(i) **resets** the ODR(i) corresponding bit.



Writing any bit to 0 in GPIOx\_BSRR does not have any effect on the corresponding bit in GPIOx\_ODR. If there is an attempt to both set and reset a bit in GPIOx\_BSRR, the set action takes priority.

Using the GPIOx\_BSRR register to change the values of individual bits in GPIOx\_ODR is a "one-shot" effect that does not lock the GPIOx\_ODR bits. The GPIOx\_ODR bits can always be accessed directly. The GPIOx\_BSRR register provides a way of performing atomic bitwise handling.

There is no need for the software to disable interrupts when programming the GPIOx\_ODR at bit level: it is possible to modify one or more bits in a single atomic AHB write access.

### 8.3.6 GPIO locking mechanism

It is possible to freeze the port A and B GPIO control registers by applying a specific write sequence to the GPIOx\_LCKR register. The frozen registers are GPIOx\_MODER, GPIOx\_OTYPER, GPIOx\_OSPEEDR, GPIOx\_PUPDR, GPIOx\_AFRL and GPIOx\_AFRH.

To write the GPIOx\_LCKR register, a specific write / read sequence has to be applied. When the right LOCK sequence is applied to bit 16 in this register, the value of LCKR[15:0] is used to lock the configuration of the I/Os (during the write sequence the LCKR[15:0] value must be the same). When the LOCK sequence has been applied to a port bit, the value of the port bit can no longer be modified until the next MCU reset or peripheral reset. Each GPIOx\_LCKR bit freezes the corresponding bit in the control registers (GPIOx\_MODER, GPIOx\_OTYPER, GPIOx\_OSPEEDR, GPIOx\_PUPDR, GPIOx\_AFRL and GPIOx\_AFRH.

The LOCK sequence (refer to Section 8.4.8: GPIO port configuration lock register (GPIOx\_LCKR) ( $x = A ext{ to } B$ )) can only be performed using a word (32-bit long) access to the GPIOx\_LCKR register due to the fact that GPIOx\_LCKR bit 16 has to be set at the same time as the [15:0] bits.

For more details refer to LCKR register description in Section 8.4.8: GPIO port configuration lock register (GPIOx LCKR) (x = A to B).

### 8.3.7 I/O alternate function input/output

Two registers are provided to select one of the alternate function inputs/outputs available for each I/O. With these registers, the user can connect an alternate function to some other pin as required by the application.

This means that a number of possible peripheral functions are multiplexed on each GPIO using the GPIOx\_AFRL and GPIOx\_AFRH alternate function registers. The application can thus select any one of the possible functions for each I/O. The AF selection signal being common to the alternate function input and alternate function output, a single channel is selected for the alternate function input/output of a given I/O.

For code example refer to Section A.4.2: Alternate function selection sequence code example on page 945.

To know which functions are multiplexed on each GPIO pin refer to the device datasheet.

### 8.3.8 External interrupt/wake-up lines

All ports have external interrupt capability. To use external interrupt lines, the given pin must not be configured in analog mode or being used as oscillator pin, so the input trigger is kept enabled.



RM0091 Rev 10 153/1017

Refer to Section 11.2: Extended interrupts and events controller (EXTI) and to Section 11.2.3: Event management.

### 8.3.9 Input configuration

When the I/O port is programmed as input:

- The output buffer is disabled
- The Schmitt trigger input is activated
- The pull-up and pull-down resistors are activated depending on the value in the GPIOx PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register provides the I/O state

Figure 17 shows the input configuration of the I/O port bit.




Figure 17. Input floating / pull up / pull down configurations

# 8.3.10 Output configuration

When the I/O port is programmed as output:

- The output buffer is enabled:
  - Open drain mode: a "0" in the output register activates the N-MOS whereas a "1" in the output register leaves the port in Hi-Z (the P-MOS is never activated)
  - Push-pull mode: a "0" in the output register activates the N-MOS whereas a "1" in the output register activates the P-MOS
- The Schmitt trigger input is activated
- The pull-up and pull-down resistors are activated depending on the value in the GPIOx PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register gets the I/O state
- A read access to the output data register gets the last written value



8.3.11

Figure 18. Output configuration To/from on-chip Analog input/output peripheral, Digital input power control, and EXTI Input data register on Read Bit set/reset registers  $V_{\text{DDIOx}}$ Schmitt trigger on/off Pull Write Output data register Input driver I/O pin Output driver on/off Pull P-MOS down Output Read/write control  $V_{\text{SS}}$ Push-pull, open-drain, or From on-chip Alternate function output disabled MS55992V1

Figure 18 shows the output configuration of the I/O port bit.

When the I/O port is programmed as alternate function:

- The output buffer can be configured in open-drain or push-pull mode
- The output buffer is driven by the signals coming from the peripheral (transmitter enable and data)
- The Schmitt trigger input is activated

Alternate function configuration

- The weak pull-up and pull-down resistors are activated or not depending on the value in the GPIOx\_PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register gets the I/O state

RM0091 Rev 10 155/1017

To/from on-chip Analog input/output peripheral, Digital input power control, and EXTI register Read : data ı  $V_{\text{DDIOx}}$ Bit set/reset registers Schmitt trigger Input on/off Pull Write data register Input driver I/O pin Output driver  $V_{DDIOx}$ on/off Pull P-MOS down Output Output Read/write control  $V_{SS}$ Push-pull, open-drain, or From on-chip Alternate function output disabled MS55992V1

Figure 19 shows the alternate function configuration of the I/O port bit.

### Figure 19. Alternate function configuration

# 8.3.12 Analog configuration

When the I/O port is programmed as analog configuration:

- The output buffer is disabled
- The Schmitt trigger input is deactivated, providing zero consumption for every analog value of the I/O pin. The output of the Schmitt trigger is forced to a constant value (0).
- The weak pull-up and pull-down resistors are disabled by hardware
- Read access to the input data register gets the value "0"

For code example refer to Section A.4.3: Analog GPIO configuration code example on page 946.

Figure 20 shows the high-impedance, analog-input configuration of the I/O port bits.




Figure 20. High impedance-analog configuration



### 8.3.13 Using the HSE or LSE oscillator pins as GPIOs

When the HSE or LSE oscillator is switched OFF (default state after reset), the related oscillator pins can be used as normal GPIOs.

When the HSE or LSE oscillator is switched ON (by setting the HSEON or LSEON bit in the RCC\_CSR register) the oscillator takes control of its associated pins and the GPIO configuration of these pins has no effect.

When the oscillator is configured in a user external clock mode, only the pin is reserved for clock input and the OSC\_OUT or OSC32\_OUT pin can still be used as normal GPIO.

### 8.3.14 Using the GPIO pins in the RTC supply domain

The PC13/PC14/PC15 GPIO functionality is lost when the core supply domain is powered off (when the device enters Standby mode). In this case, if their GPIO configuration is not bypassed by the RTC configuration, these pins are set in an analog input mode.

For details about I/O control by the RTC, refer to Section 25.4: RTC functional description.



RM0091 Rev 10 157/1017

# 8.4 **GPIO** registers

For a summary of register bits, register address offsets and reset values, refer to Table 25.

The peripheral registers can be written in word, half word or byte mode.

# 8.4.1 GPIO port mode register (GPIOx\_MODER) (x = A to F)

Address offset:0x00

Reset value: 0x2800 0000 for port A
Reset value: 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODE	R15[1:0]	MODEF	R14[1:0]	MODEF	R13[1:0]	MODEF	R12[1:0]	MODER	R11[1:0]	MODER	R10[1:0]	MODE	R9[1:0]	MODE	R8[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	R7[1:0]	MODE	R6[1:0]	MODE	R5[1:0]	MODE	R4[1:0]	MODE	R3[1:0]	MODE	R2[1:0]	MODE	R1[1:0]	MODE	R0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:0 **MODER[15:0][1:0]:** Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O mode.

00: Input mode (reset state)

01: General purpose output mode

10: Alternate function mode

11: Analog mode

# 8.4.2 GPIO port output type register (GPIOx\_OTYPER) (x = A to F)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OT15	OT14	OT13	OT12	OT11	OT10	OT9	OT8	OT7	ОТ6	OT5	OT4	OT3	OT2	OT1	OT0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **OT[15:0]:** Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O output type.

0: Output push-pull (reset state)

1: Output open-drain

# 8.4.3 GPIO port output speed register (GPIOx\_OSPEEDR) (x = A to F)

Address offset: 0x08

Reset value: 0x0C00 0000 (for port A)
Reset value: 0x0000 0000 (for other ports)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	EDR15 :0]		EDR14 :0]		EDR13 :0]		EDR12 :0]		EDR11 :0]		EDR10 :0]		EDR9 :0]		EDR8 :0]
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EDR7 :0]		EDR6 :0]		EDR5 :0]		EDR4 :0]		EDR3 :0]		EDR2 :0]		EDR1 :0]		EDR0 :0]
rw	rw	rw	rw	rw	rw										

Bits 31:0 **OSPEEDR[15:0][1:0]**: Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O output speed.

x0: Low speed 01: Medium speed 11: High speed

Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..

# 8.4.4 GPIO port pull-up/pull-down register (GPIOx\_PUPDR) (x = A to F)

Address offset: 0x0C

Reset value: 0x2400 0000 (for port A)
Reset value: 0x0000 0000 (for other ports)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPDF	R15[1:0]	PUPDF	R14[1:0]	PUPDF	R13[1:0]	PUPDF	R12[1:0]	PUPDF	R11[1:0]	PUPDF	R10[1:0]	PUPDI	R9[1:0]	PUPDE	R8[1:0]
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPDI	R7[1:0]	PUPDI	R6[1:0]	PUPDI	R5[1:0]	PUPDI	R4[1:0]	PUPD	R3[1:0]	PUPDI	R2[1:0]	PUPDI	R1[1:0]	PUPDF	R0[1:0]
rw	rw	rw	rw	rw	rw										

Bits 31:0 **PUPDR[15:0][1:0]:** Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O pull-up or pull-down

00: No pull-up, pull-down

01: Pull-up 10: Pull-down 11: Reserved

RM0091 Rev 10 159/1017

# 8.4.5 GPIO port input data register (GPIOx\_IDR) (x = A to F)

Address offset: 0x10

Reset value: 0x0000 XXXX

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 IDR15	14 IDR14	13 IDR13	12 IDR12	11 IDR11	10 IDR10	9 IDR9	8 IDR8	7 IDR7	6 IDR6	5 IDR5	4 IDR4	3 IDR3	2 IDR2	1 IDR1	0 IDR0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **IDR[15:0]**: Port x input data I/O pin y (y = 15 to 0)

These bits are read-only. They contain the input value of the corresponding I/O port.

# 8.4.6 GPIO port output data register (GPIOx\_ODR) (x = A to F)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			12 ODR12		10 ODR10		8 ODR8	7 ODR7	6 ODR6	5 ODR5	4 ODR4	3 ODR3	2 ODR2	1 ODR1	0 ODR0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **ODR[15:0]**: Port output data I/O pin y (y = 15 to 0)

These bits can be read and written by software.

Note: For atomic bit set/reset, the ODR bits can be individually set and/or reset by writing to the  $GPIOx_BSRR$  register (x = A..F).

# 8.4.7 GPIO port bit set/reset register (GPIOx\_BSRR) (x = A to F)

Address offset: 0x18

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
w	W	w	W	w	w	w	w	w	w	w	w	W	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 BS15	14 BS14	13 BS13	12 BS12	11 BS11	10 BS10	9 BS9	8 BS8	7 BS7	6 BS6	5 BS5	4 BS4	3 BS3	2 BS2	1 BS1	0 BS0

Bits 31:16 **BR[15:0]**: Port x reset I/O pin y (y = 15 to 0)

These bits are write-only. A read to these bits returns the value 0x0000.

0: No action on the corresponding ODRx bit

1: Resets the corresponding ODRx bit

Note: If both BSx and BRx are set, BSx has priority.

Bits 15:0 **BS[15:0]**: Port x set I/O pin y (y = 15 to 0)

These bits are write-only. A read to these bits returns the value 0x0000.

0: No action on the corresponding ODRx bit

1: Sets the corresponding ODRx bit

# 8.4.8 GPIO port configuration lock register (GPIOx\_LCKR) (x = A to B)

This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.

Note:

A specific write sequence is used to write to the GPIOx\_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.

Each lock bit freezes a specific configuration register (control and alternate function registers).

Address offset: 0x1C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LCKK
															rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0
LUKIS	LCK 14	LUKIS	LONIZ	LOKII	LCKIO	LONS	LONG	LOIN	LONG	LONG	LOIG	LOIG	LOINE	LOICI	LOITO



RM0091 Rev 10 161/1017

Bits 31:17 Reserved, must be kept at reset value.

Bit 16 LCKK: Lock key

This bit can be read any time. It can only be modified using the lock key write sequence.

0: Port configuration lock key not active

1: Port configuration lock key active. The GPIOx\_LCKR register is locked until the next MCU reset or peripheral reset.

LOCK key write sequence:

WR LCKR[16] = 1 + LCKR[15:0]

WR LCKR[16] = 0 + LCKR[15:0]

WR LCKR[16] = 1 + LCKR[15:0]

RD LCKR

RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active)

Note: During the LOCK key write sequence, the value of LCK[15:0] must not change.

Any error in the lock sequence aborts the lock.

After the first lock sequence on any bit of the port, any read access on the LCKK bit returns 1 until the next MCU reset or peripheral reset. For code example refer to Section A.4.1: Lock sequence code example on page 945.

Bits 15:0 **LCK[15:0]**: Port x lock I/O pin y (y = 15 to 0)

These bits are read/write but can only be written when the LCKK bit is 0.

0: Port configuration not locked

1: Port configuration locked

# 8.4.9 GPIO alternate function low register (GPIOx\_AFRL) (x = A to F)

Address offset: 0x20 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	AFSE	L7[3:0]			AFSEL	_6[3:0]			AFSEI	_5[3:0]			AFSE	L4[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AFSE	L3[3:0]			AFSEL	_2[3:0]			AFSEI	_1[3:0]			AFSE	L0[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:0 **AFSELy[3:0]**: Alternate function selection for port x pin y (y = 0..7)

These bits are written by software to configure alternate function I/Os

AFSELy selection:	4000 Danasad
0000: AF0	1000: Reserved
0001: AF1	1001: Reserved
0010: AF2	1010: Reserved
0010: AF3	1011: Reserved
011. AF3 0100: AF4	1100: Reserved
	1101: Reserved
0101: AF5	1110: Reserved
0110: AF6	1111: Reserved
0111: AF7	



# 8.4.10 GPIO alternate function high register (GPIOx\_AFRH) (x = A to F)

Address offset: 0x24

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	AFSEL	.15[3:0]			AFSEL	14[3:0]			AFSEL	.13[3:0]		AFSEL12[3:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	AFSEL	.11[3:0]			AFSEL	10[3:0]			AFSEI	L9[3:0]			AFSE	L8[3:0]					
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw				

Bits 31:0 **AFSELy[3:0]:** Alternate function selection for port x pin y (y = 8..15)

These bits are written by software to configure alternate function I/Os

AFSELy selection:

0000: AF0 1000: Reserved 0001: AF1 1001: Reserved 0010: AF2 1010: Reserved 0011: AF3 1011: Reserved 0100: AF4 1100: Reserved 0101: AF5 1101: Reserved 0110: AF6 1110: Reserved 0111: AF7 1111: Reserved

# 8.4.11 GPIO port bit reset register (GPIOx\_BRR) (x = A to F)

Address offset: 0x28

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 BR15	14 BR14	13 BR13	12 BR12	11 BR11	10 BR10	9 BR9	8 BR8	7 BR7	6 BR6	5 BR5	4 BR4	3 BR3	2 BR2	1 BR1	0 BR0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **BR[15:0]**: Port x reset IO pin y (y = 15 to 0)

These bits are write-only. A read to these bits returns the value 0x0000.

0: No action on the corresponding ODx bit

1: Reset the corresponding ODx bit

RM0091 Rev 10 163/1017

# 8.4.12 GPIO register map

The following table gives the GPIO register map and reset values.

Table 25. GPIO register map and reset values

		_				_	٥. <sub>'</sub>				9.		71 1		- P						iiu				_	_	_	_	_			_
Offset	Register name	31	30	53	78	27	26	22	24	23	22	7	20	19	18	17	16	15	4	5	12	7	10	6	∞	7	9	2	4	8	-	0
0x00	GPIOA_MODER	MODER15[1:0].		MODER 14[1:0]		MODER13[1:0]		MODER12[1:0]		MODER11[1:0]		MODER 10[1:0]		MODER911-01	[o]o	MODER8[1:0]		MODERZI1-01	[0:-] [N]	MODERALI-01	MODER6[1:0]			MODER4[1:0]	[o:-]t	MODEP3f1:01	MODERAJ I.O.	MODER2[1:0]		MODER1[1:0]	MODER0[1:0]	
	Reset value		0	1	-		0	0 0		0	0	0 0		0 0		0 0		0	0	0	0	0	0	0	0	0	0	0 0		0 0	0	0
0x00	GPIOx_MODER (where x = BF)	MODER15[1:0]		MODER14[1:0]		MODER13[1:0]-		MODER12[1:0]	, , , , , , , , , , , , , , , , , , , ,	MODER11[1-01		MODER 10[1:0]	MODER10[1:0]		. MODER9[1:0]		5. 10.	MODERZI1-01	[6:-]	MODERALI-01	[6:1]	MODER5[1:0]		MODER4[1-0]	[c:-]t	MODEP3f1.01	MODERAJ I.UJ	MODER2[1:0]		MODER1[1:0]	MODER0[1:0]	5
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
0x04	GPIOx_OTYPER (where x = AF)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OT15	OT14	OT13	OT12	OT11	OT10	ОТЭ	ОТВ	OT7	ОТ6	OT5	OT4	OT3 OT2	OT1	ОТ0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
0x08	GPIOA_OSPEEDR	OSPEEDR15[1:0]		OSPEEDR14[1:0]		OSPEEDR13[1-0]	In: 10: 10: 10: 10: 10: 10: 10: 10: 10: 10	OSPEEDR12[1:0]	, , , , , , , , , , , , , , , , , , , ,	OSPEEDR11[1-0]	OSPEEDR11[1:0]			OSPEEDR9[1-0]	[o., ]o., o.,	OSPEEDR8[1:0]	[o]	OSPEEDR7[1-0]	- Co. LEDIV [1:0]	OSPEEDR6[1:0]		OSPEEDR5[1:0]	[o.:.]	OSPEEDB4[1:0]	[o:-]t.io.	OSPEEDB3f1:01	OSFEEDNS[1:0]	OSPEEDR2[1:0]		OSPEEDR1[1:0]	OSPEEDR011:01	
	Reset value	0	0	0	0	1	1	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
0x08	GPIOx_OSPEEDR (where x = BF)	SPEEDR15[1:0]	0 0		OSPEEDR14[1:0]		ooi ceeivioliioj	OSPEEDR12[1:0]		OSPEEDR11[1:0]		OSPEEDR10[1:0]	ol EEDINIOLISI	OSPEEDR9[1:0]	oo: ===::o	OSPEEDR8[1:0]	[a:: ]a:: [a:: ]	OSPEEDR7[1:0]	OGI LEDINI [1:0]	OSPEEDB6[1:0]	OOI EEDING[1:0]	OSPEEDR5[1:0]		OSPEEDB4[1:0]	001	OSPEEDB3[1:0]	OSF EEDNS[1.0]	OSPEEDR2[1:0]	,	OSPEEDR1[1:0]	OSPEEDR0[1:0]	
	Reset value	0	0	0	0	0 0		00		0 0				0	0	0 0		0 0		0 0 0		0 0 0		0	0	0 0		0	0	0 0	0	0
0x0C	GPIOA_PUPDR	PI IPDR15[1:0]		PUPDR14[1:0]-		PUPDR13[1:0]		PUPDR12[1:0]		PUPDR11[1:0]		PI IPDR10[1-0]		PI IPDR9[1-0]		PUPDR8[1:0]		PI IPDR711-01		PI IPDR6[1-0]		PUPDR5[1:0]		PI IPDR4[1:0]		DI 1000311-01		PUPDR2[1:0]	_	PUPDR1[1:0]	PUPDR0[1:0]	
	Reset value	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
0x0C	GPIOx_PUPDR (where x = BF)	PI IPDR15[1·0]		PI IPDP14[1-0]		PI IPDR13[1·0]		PUPDR12[1:0]		PUPDR11[1-0]		PI IPDR10[1-0]		PI IPDR9[1-0]		PUPDR8[1:0]		PI IPDR7[1-0]	5-125	PI IPDR611-01		PUPDR5[1:0]		PI IPDR4[1:0]		DI 100 P3 F1 - 01	נטיון פאט יוט יו	PUPDR2[1:0]		PUPDR1[1:0]	PUPDR0[1:0]	
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
0x10	GPIOx_IDR (where x = AF)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	-	IDR8	IDR7	IDR6	IDR5	IDR4	DR3	+	IDR0
	Reset value																	х	х	х	х	х	х	х	х	х	Х	х	х	хх	x	х
0x14	GPIOx_ODR (where x = AF)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ODR15					_	ODR9	ODR8	ODR7		ODR5	$\rightarrow$	ODR3 ODR2	ODR1	ODR0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
0x18	GPIOx_BSRR (where x = AF)					, BR11						BR5				$\overline{}$				BS13			BS10	_	_	_			_	BS3 BS2		BS0
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0




Table 25. GPIO register map and reset values (continued)

Offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x1C	GPIOx_LCKR (where x = AB)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LCKK	LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	GPIOx_AFRL (where x = AF)	,	AFS [3	:0]	7	AFSEL6 [3:0]			AFSEL5 [3:0]			AFSEL4 [3:0]			AFSEL3 [3:0]			3	AFSEL2 [3:0]				4		EL´ :0]	1	AFSEL0 [3:0]		,				
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	GPIOx_AFRH (where x = AF)	A	AFS [3	EL1 :0]	5	A	FS [3	EL1 :0]	4	A	FS [3	EL1 :0]	3	A	FS [3	EL1 :0]	2	A		EL1 :0]	1	А	FSI [3:		0	,		EL9 :0]	9	,	AFS [3:		,
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	GPIOx_BRR (where x = AF)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 2.2 on page 46 for the register boundary addresses.



RM0091 Rev 10 165/1017