



Complexity Challenges of G.FAST


G.FAST Summit, Paris, May 20 - 22, 2014

Rudi Frenzel


Complexity Challenges of G.FAST

- The G.FAST Application
- The wideband Twisted Pair Channel
- The G.FAST Standard
- Silicon Technology

The Access Evolution towards G.FAST




Application Driven Requirements



Complexity Challenges of G.FAST



- The G.FAST Application
- The wideband Twisted Pair Channel
- The G.FAST Standard
- Silicon Technology

The Twisted Pair Channel above 30MHz



- The twisted pair characteristics are well known up to 30MHz from legacy xDSL2 applications
- Recently, a lot of activities are ongoing getting cable measurements for frequencies up to 200-300MHz to support accurate G.FAST performance prediction
- Obviously, a straight extrapolation of legacy *two-port-models* into the G.FAST band would not reflect critical direct path and xtalk path behavior


The Twisted Pair Channel above 30MHz



- Based on cable measurements up to 200-300MHz more accurate cable models are under development which cover the entire G.FAST bandwidth
- In order to reflect the in cable xtalk including all modes appropriate models need to include the MIMO behavior of the channel
- More details on a geometry based model approach can be found in “Strobel et al., Wideband Modeling of Twisted-Pair Cables for MIMO Applications”, Globecom 2013.

Alien and Background Noise

- A lot of activities are ongoing to get a comprehensive view on noise sources within the G.FAST frequency band
- Region specific RF services, HAM radio, TV stations as well as FM broadcast are sources of strong RFI disturbers
- Impulse disturber in home environment
- Several reports on measurements indicate that the background / line AWGN falls below -140dBm/Hz at higher frequencies



- Source: Spectral Occupancy at VHF: Implications for Frequency -Agile Cognitive Radios. Steven W. Ellingson, IEEE 2005

Challenges from the Wideband Twisted Pair Channel


Physics	VDSL	G.FAST	Complexity
Direct path characteristics	Follows well legacy two port model	MIMO system	“MIMO Processing” algorithms, e.g. PSD control
Xtalk	Well below direct path energy	Close to direct path energy for higher frequencies	Precoder: DSP algorithms and control e.g. non-linear precoding
Common Mode xtalk	NEXT between VDSL ports.	NEXT: VDSL to G.FAST G.FAST to VDSL	Common mode management versus cost and performance
Impulse disturber	Typ. 150Mbps at 10ms SHINE	Typ. 1Gbps at 10ms SHINE	RTX queue memory
Background noise and RFI	-140dBm/Hz, HAM band, AM radio	< -140dBm/Hz, HAM, AM / FM radio, TV stations	Receive dynamics, receiver sensitivity

- The same physical media impose significantly different challenges to the G.FAST compared to VDSL2 due to the extended bandwidth range


Complexity Challenges of G.FAST

- The G.FAST Application
- The wideband Twisted Pair Channel
- The G.FAST Standard
- Silicon Technology


Generic Block Diagram of G.FAST Transmitter



Generic Block Diagram of G.FAST Transmitter



Total Interface Bandwidth - VDSL2 vs G.FAST



High Interface Bandwidth means

- Γ High Package Complexity (#I/Os, routing, size)
- Γ Power Consumption Increase
- Γ Limited Scalability
- Γ Additional System Cost

G.FAST Requirements and affected Areas of Complexity

G.FAST Technology



Power




Service Profiles




System Size




Seamless Migration



MIMO Channel



Line and Alien Noise



Impulse Noise, Retx



30→106→212MHz

Key Complexity Areas

Packet Processing MIPS, Memory

Mixed Signal Performance

System Design, PCB, PSU

Algorithms

Signal Processing MIPS, Memory

Chipset Interfaces


G.FAST Requirements and affected Areas of Complexity

G.FAST Technology




Key Complexity Areas

Packet Processing MIPS, Memory




G.FAST Requirements and affected Areas of Complexity



G.FAST Technology



Key Complexity Areas




Mixed Signal Performance




G.FAST Requirements and affected Areas of Complexity

G.FAST Technology




Key Complexity Areas



G.FAST Requirements and affected Areas of Complexity

G.FAST Technology




Key Complexity Areas

Algorithms


```
int j;  
long k;  
static long iy=0;  
static long iv[NTAB];  
float temp;  
  
if (n != nold) {  
    en=n;  
    oldg=gammln(en+1.0  
    nold=n;  
} if (p != pold) {  
    if (*idum <= 0 || !iy) {  
        if (-(*idum) < 1) *idum=1;  
        else *idum = -(*idum);  
    }  
    pold=p;  
    if (*idum < 0) *idum += IM;  
    if (j < NTAB) iv[j] = *idum;  
    }  
    sq=sqrt(2.0*am*pc);  
    do {  
        iy=iv[0];  
        do {  
            angle=PI*ran1(  
            y=tan(angle);  
            em=sq*y+am;  
        } while (em < 0.0  
        em=floor(em);  
        t=1.2*sq*(1.0+y*y)  
        -gammln(en-em+  
        } while (ran1(idum) >  
        bnl=en;  
    }  
    if (p != pp) bnl=n-bnl;  
    return bnl;  
}
```

G.FAST Requirements and affected Areas of Complexity

G.FAST Technology




Key Complexity Areas




G.FAST Requirements and affected Areas of Complexity

G.FAST Technology



Key Complexity Areas



G.FAST Requirements and affected Areas of Complexity

Parameters	ADSL2+	VDSL2, 17M	VDSL2 30M	Fast, 106a	Fast, 212a
Max. ATP downstream (dBm)	20,4 dBm	14,5 dBm	14,5 dBm	4 dBm	tbd
Max. ATP upstream (dBm)	12,5 dBm	14,5 dBm	14,5 dBm	4 dBm	tbd
Max aggregate data rates	25 Mbps	150 Mbps	250 Mbps	~1000Mbps	tbd
TP channel - loop lengths	> 4km	0 - 1.5km MIMO	0 - 500 m MIMO	0-250 m strong MIMO	tbd strong MIMO
Xtalk cancellation	n/a	Vectoring acc. ITU-T - G.993.5	Vectoring acc. ITU-T - G.993.5	Vectoring part of G.9701	Vectoring part of G.9701
Vectoring Group Sizes	n/a	up to 400	32/64 (MDU ?)	up to 48	tbd
Precoder type	n/a	linear	linear	linear	tbd (non-linear)
Max bandwidth	2,2 MHz	17,6 MHz	30 MHz	106 MHz	(212 MHz)
Number of carrier (total)	512	4096	3478 (4096)	2048	4096
Symbol rate (mandatory)	4,0588 kHz	4 kHz	8 kHz	48 kHz	48 kHz
Duplexing	FDD	FDD	FDD	TDD	TDD
QAM max constellation size	15 bit	15 bit	15 bit	12 bit	12 bit

Complexity Challenges of G.FAST

- The G.FAST Application
- The wideband Twisted Pair Channel
- The G.FAST Standard
- Silicon Technology

Silicon Technology Solution to G.FAST

Table ORTC1

Summary Table of ITRS Technology Trend Targets

<http://www.itrs.net/>

Year of Production	2013	2015	2017	2019	2021	2023	2025	2028
Logic Industry "Node Name" Label	"16/14"	"10"	"7"	"5"	"3.5"	"2.5"	"1.8"	
Logic 1/2 Pitch (nm)	40	32	25	20	16	13	10	7
Flash 1/2 Pitch [2D] (nm)	18	15	13	11	9	8	8	8
DRAM 1/2 Pitch (nm)	28	24	20	17	14	12	10	7.7
FinFET Fin Half-pitch (new) (nm)	30	24	19	15	12	9.5	7	5.5
FinFET Fin Width (new) (nm)	20	16	13	10	8	6.5	5	4
6-t SRAM Cell Size(um ²) [@60f2]	0.167	0.138	0.109	0.088	0.071	0.058	0.047	0.038
MPU/ASIC HighPerf 4t NAND Gate Size(um ²)	0.167	0.138	0.109	0.088	0.071	0.058	0.047	0.038
4-input NAND Gate Density (Kgates/mm) [@155f2]	0.003	0.0038	0.0048	0.006	0.0075	0.009	0.011	0.014
Flash Generations Label (bits per chip) (SLC/MLC)	64G / 128G	128G / 256G	256G / 512G	512G / 1T	1T / 2T	2T / 4T	4T / 8T	8T / 16T
Flash 3D Number of Layer targets (at relaxed Poly half pitch)	16-32	16-32	16-32	32-64	48-96	64-128	96-192	192-384
Flash 3D Layer half-pitch targets (nm)	64nm	54nm	45nm	30nm	28nm	27nm	25nm	22nm

65nm

Gates/mm
*= 2

40nm

Gates/mm
*= 2.5

28nm



Gates/mm
= 2

450mm Prod								
Vdd (High Performance, High Performance)								
I/(C/V/I) (I/p								
On-chip loca								
Maximum m								
MPU High-Performance (MP) Printed Gate Length (CL) (nm) CL#2	28	22	18	14	11	9	7	5
MPU High-P								
ASIC/Low St								
Density	↑			↑			↑	
Speed		→			→			→
Power			↘			↘		→
Effort Scaling		→		↑			↑	

- Moore's Law provides the solution to cope with the G.FAST challenges - at least for the *digital* part of it
- What about AMS ?

The Bandwidth Challenge

Sigma delta ADC's cover most of communication applications today



Sigma Delta ADCs Reach Pipeline Domain

- Figure of Merit

$$FoM = \frac{Power}{(2 \cdot f_{BW} \cdot 2^{ENOB})} \left[\frac{J}{step} \right]$$

- CT SD incl. AAF out performs pipeline converters

	Pipeline ADC incl. Prefilter	Sigma delta ADC incl. prefilter
Area	2.4mm ²	1.2mm ²
Power	217mW	100mW
Bandwidth	30MHz	30MHz
ENOB	11.1	11.3
Clock	105MHz	600MHz
FOM incl. Filter	1.65	0.65

AFE Experiences

- Analog blocks don't scale well with technology nodes in general
- However, technology innovation enables architectural changes
 - Utilization of speed and logic
 - Innovation on converter types
- Example: Sigma Delta & PWM ADC's cover almost complete range of communication
 - Sufficient ENOB for target application
 - Superior in chip size and power compared to pipeline converters

Key Take - Aways

- The G.FAST application drives complexity on chip level as well as on system level significantly compared to legacy xDSL. The key factors are:
 - Data rates - Bandwidth - Channel Characteristics above 30MHz
- On chip-set level the complexity increases for
 - Packet Processing - MIPS, Memory
 - Algorithms and Digital Signal Processing - MIPS, Memory, Architectures
 - Chipset Interfaces (data rates & power) and Mixed Signal Performance
- The CMOS technology scaling provides the means to cope with the complexities of G.FAST today by
 - Density, speed and power improvements for digital logic and memories
 - Enabler for innovations on architectures and circuit design for the analog / mixed signal field

