

Assignment 4

Digital and Logical Systems

A

1. Define *binary*.
2. What does *bit* mean?
3. What are the bits in a binary system?

B

1. When does the NOT function produce a HIGH output?
2. When does the AND function produce a HIGH output?
3. When does the OR function produce a HIGH output?

EXAMPLE 2-3

Convert the binary whole number 1101101 to decimal.

EXAMPLE 2-5

Convert the following decimal numbers to binary:

(a) 12 (b) 25

(c) 58 (d) 82

EXAMPLE 2-7

Add the following binary numbers:

(a) $11 + 11$ (b) $100 + 10$

(c) $111 + 11$ (d) $110 + 100$

EXAMPLE 3-1

A waveform is applied to an inverter in Figure 3-4. Determine the output waveform corresponding to the input





FIGURE 3-4

- (a) Develop the truth table for a 3-input AND gate.
- (b) Determine the total number of possible input combinations for a 4-input AND gate.


EXAMPLE 3-3

If two waveforms, *A* and *B*, are applied to the AND gate inputs as in Figure 3-11, what is the resulting output waveform?




EXAMPLE 3-7

If the two input waveforms, *A* and *B*, in Figure 3-21 are applied to the OR gate, what is the resulting output waveform?



EXAMPLE 3-9

For the 3-input OR gate in Figure 3-23, determine the output waveform in proper time relation to the inputs.



EXAMPLE 4-3

Apply DeMorgan's theorems to the expressions \overline{XYZ} and $\overline{X + Y + Z}$.

EXAMPLE 4-5


Apply DeMorgan's theorems to each of the following expressions:

(a) $\overline{(A + B + C)D}$

(b) $\overline{ABC + DEF}$

(c) $\overline{A\overline{B} + \overline{C}D + EF}$

Construct a truth table for the following circuit



EXAMPLE 4-23

Map the following standard SOP expression on a Karnaugh map:

$$\overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} + ABC$$

EXAMPLE 4-27

Group the 1s in each of the Karnaugh maps in Figure 4-33.







FIGURE 4-33

EXAMPLE 4-29

Determine the product terms for each of the Karnaugh maps in Figure 4-36 and write the resulting minimum SOP expression.

**FIGURE 4-36**


EXAMPLE 4-30

Use a Karnaugh map to minimize the following standard SOP expression:


$$\overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}B\overline{C} + \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C}$$

EXAMPLE 6-1


For each of the three full-adders in Figure 6-6, determine the outputs for the inputs shown.



(a)



(b)



(c)

FIGURE 6-6

EXAMPLE 6-2

Determine the sum generated by the 3-bit parallel adder in Figure 6-8 and show the intermediate carries when the binary numbers 101 and 011 are being added.




FIGURE 6-8

EXAMPLE 6-14

The data-input and data-select waveforms in Figure 6-45(a) are applied to the multiplexer in Figure 6-44. Determine the output waveform in relation to the inputs.






FIGURE 6-44 Logic diagram for a 4-input multiplexer. Open file F06-44 to verify operation.


EXAMPLE 6-18

The serial data-input waveform (Data in) and data-select inputs (S_0 and S_1) are shown in Figure 6-53. Determine the data-output waveforms on D_0 through D_3 for the demultiplexer in Figure 6-52.




EXAMPLE 7-2

Determine the Q output waveform if the inputs shown in Figure 7-9(a) are applied to a gated S-R latch that is initially RESET.




EXAMPLE 7-3

Determine the Q output waveform if the inputs shown in Figure 7-11(a) are applied to a gated D latch, which is initially RESET.




EXAMPLE 7-4

Determine the Q and \overline{Q} output waveforms of the flip-flop in Figure 7-15 for the D and CLK inputs in Figure 7-16(a). Assume that the positive edge-triggered flip-flop is initially RESET.




EXAMPLE 7-5

The waveforms in Figure 7-18(a) are applied to the J , K , and clock inputs as indicated. Determine the Q output, assuming that the flip-flop is initially RESET.




EXAMPLE 7-6

Given the waveforms in Figure 7–22(a) for the D input and the clock, determine the Q output waveform if the flip-flop starts out RESET.



EXAMPLE 8-1

Show the states of the 5-bit register in Figure 8-4(a) for the specified data input and clock waveforms. Assume that the register is initially cleared (all 0s).







FIGURE 8-14 A parallel in/parallel out register.

In Figure 8-14, $D_0 = 1$, $D_1 = 0$, $D_2 = 0$, and $D_3 = 1$. After three clock pulses, what are the data outputs?

EXAMPLE 9-1

A 4-bit asynchronous binary counter is shown in Figure 9-8(a). Each D flip-flop is negative edge-triggered. Develop a timing diagram showing the Q output of each flip-flop.



(a)