

Changes state if
it predict wrong
twice

← bit predictor
2-bit predictor
as good as
k bit

```

for (i=0; i<10; i++)
{
  if (i%2 != 0)
  {
    ?
  }
}
  
```

1-bit predictor

93%

2-bit predictor

96%


Outcome	T	NT	T
Action	NT	T	NT



for 1 bit predictor

100% failure

Outcome	NT	NT	T
Action	T	NT	NT

i%3, i%4 power





★ global predictors / correlatory predictors

★ local predictors predict branches based on the history of same branch

1024 \rightarrow beqz

1036 \rightarrow bnez

predict this


[global predictors] based on other branches eg @1024 or 1048
(typically recently executed)

P₁ if (x==1) { jump; } P₁

P₂ if (x%4==0) { jump; } B₂

P₃ if (x%2==0) { jump; } B₃

Code A



These are global/correlatory predictors

Global predictors

(m,n) predictors

m - bits of correlation
n - bit for branch

1-bit local predictor $\rightarrow (0, 1)$ global predictor
 2-bit local $\sim \rightarrow (0, 2)$ global

$(2, 2)$ prediction $\Rightarrow 2^2$ global correlation (prediction)
 2 local prediction

$1012 \rightarrow B_1$
 $1016 \rightarrow B_2$
 $\rightarrow 1020 \rightarrow B_3$
 $1024 \rightarrow B_4$
 $1028 \rightarrow B_5$
 $1032 \rightarrow B_6$

} for this, select 4 recent branches

$(1, 1)$ predictors

\downarrow
 2^1
 global local


B_1
 B_2 } Check there
 B_3 } decide this

we know this

$x = 11$
 $!(x \times 4)$ B_1 (NT)
 $!(x \times 2)$ B_2 (T)
 B_3 (NT) change this? $\rightarrow T$


$x = 8$

1111₂
X=6



To decide this


Mk table




h/w \Rightarrow Branch target buffer

Local predictor \Rightarrow How to build a BTB?

PC-32 bits





Problem 200000 | 2 bits | 0/1

- (1) Same index, different tag
- (2) → finish executing a program, replace it with new program.

the instructions will be wrongly predicted as branch

based on tag

to fix that we use valid bit

Whenever we reinitialize memory, we reset valid bits.

We Load the BTB when we load the first program ever, then we populate the content addressable memory & BTB.

doesn't fix collision however!

so it is not good to place jumps exactly 256 bits apart!!

Compiler helps here!

(Doubt, what is CAM (Content addressable memory) though)

(Very small unit)
BTB is very power hungry BTW

⇒ Flushing it takes a lot of power
⇒ use valid bit.

Practice problems on this!!

Pipelined Datapath

□ We now move to actually building a pipelined datapath

□ First recall the 5 steps in instruction execution

- Instruction Fetch & PC Increment (IF)
- Instruction Decode and Register Read (ID)
- Execution or calculate address (EX)
- Memory access (MEM)
- Write result into register (WB)


□ Review: single-cycle processor

- all 5 steps done in a single clock cycle
- dedicated hardware required for each step


□ What happens if we break the execution into multiple cycles, but keep the extra hardware? *why?*

*Lw-Mem stage
Something - IF stage
Structural hazard
(both need access)*

Review - Single-Cycle Datapath "Steps"




Review - Single-Cycle Datapath "Steps"



We may be able to start executing a new instruction every clock cycle

Registers between every clock cycle



① Fetch + inc PC

Size of ops

⇒ 32 bits for Instruction
32 bits for new value of PC ⇒ 64 bits

RAW

lw \$1, (\$2)
add \$3, \$1, \$2
(stuck @ ID)

② Operands 32 + 32
8 sign extended value 32
Passing PC+4 (we see later) 32

③ final PC 32¹⁷
after shift 32¹⁷
Zero 1 bit
result ALU 32
Data 32

In addition to RAW

Even when there is no RAW

and ops are available

(Hazard isn't there)


There's a bug

lw \$1, 4(\$2)
add \$2, \$3, \$4

This happens


[Hazard's cost always be removed, they're inherent]

Corrected Datapath



Destination register number is also passed through ID/EX, EX/MEM and MEM/WB registers, which are now wider by 5 bits

Alternative View – Multiple-Clock-Cycle Diagram



(not the reservation station kind, but by definition)

