Speed-up ratio

E CIT for pipelined anch

- k-segment pipeline with clock cycle time t_p is used to execute n tasks.
- 1^{st} task T_1 takes k^*t_p time to complete its operation.
- En= 20m • The remaining (n-1) tasks will complete at the rate of one task per clock cycle and they will complete after time (n-1)*t_p / (IT won-pipelind
- Total time = (k+n-1)t_p /

ナッく=2415

- For a non-pipelines system that performs the same operation, the total time taken is=n*tn where t_n is the total time required to complete 1 task.
- Speed-up (S) of pipeline processing= n*t_n / (k+n-1)t_p

As n>>k, S= t_n / t_n /

If t_n=k*t_p, then S=k

Example: t_p=20ns, 4 stage pipeline with n=100 tasks.

Kig

tp=15ms

Instruction Pipelining MISD 3 MINING PARAMETER -> SIMD


- Let us consider the following decomposition of instruction processing:
- Fetch Instruction (FI), Decode Instruction (DI), Fetch Operands (FO), Execute Instruction (EI), Write Back (WB).
- Consider that each of these stages can be executed in 5 different segments.
- Assumptions:
 - All instruction pass all the segments.
 - Require same number of clock cycles.
 - No memory conflicts and dependency.
 - No branch or jump instructions.

CPU cycle	1	2	3	4	5	6	7	8	9
I1	FI	DI	FO	EI	WB				
12		FI	DI	FO	EI	WB			
13			FI	DI	FO	EI	WB		
14				FI	DI	FO	EI	WB	
15					FI	DI	FO	EI	WB


otherise convol hazard

- Branch instruction lead to update of PC as new instruction is to be loaded.
- The pipeline must be emptied of all the previous instruction stages.
- Leads to CPU stall and wastes CPU cycles.

Cideally



Houdous a sigle fetch helt!?



You can fetch the Very Large Instruction Word

and then do all of them at once

CPI=34=0.752)


Pipelining MIPS - Hazards

- What makes it hard?
 - structural hazards: different instructions, at different stages, in the pipeline want to use the same hardware resource
 - control hazards: succeeding instruction, to put into pipeline, depends on the outcome of a previous branch instruction, already in pipeline
 - data hazards: an instruction in the pipeline requires data to be computed by a previous instruction still in the pipeline
- ☐ Before actually building the pipelined datapath and control, we first briefly examine these potential hazards individually...

Structural hazards

- Structural hazard: inadequate hardware to simultaneously support all instructions in the pipeline in the same clock cycle
- E.g., suppose single not separate instruction and data memory in pipeline below with one read port

• then a structural hazard between first and fourth 1 w instructions



MIPS was designed to be pipelined: structural hazards are easy to avoid!

2 fkir read Je \$1,12(\$2) -) \$1 is written add \$3,\$1,\$5 -\$3 is written (w\$1, 12(\$2) -> 51 ot, add \$5, \$1,\$2 -> \$1, \$ 5 is written great after write & frue hazard >\$5 write after read > \$1 write after write C that's why in superscalar orch we need independent instructions hazares resolution Static instruction scheduling -> Compiler based (VLIW) Jyramic instruction 5 cheduling -> NW based (Tomasula's algo)

Ngi'sters, renaming p


WTF... j'wst mused it

next class ig

(3) Operand forwarding
RAW can only be avaided by a nop.
West class
WARZ-Pseudo dependency
Dynamic Schedulize
Ryrsten Status Togg file/ main memory Indication
Indicator Rob Region
Restation (RSI) (RS2)
Common Databus CDB
* Rejisters are fetched one by one, and
decoded to find the type of operation and source of operands
and source of operands
latest val of grey is in the gry file on currenty
Ryister status indication Indicates whether the latest val of grey is in the Grey file on Currenty leng computed by some execution unit and if the latter, it states the EV number.

Fall the operands are anail., the operation	
proceeds in the alloted EU, else it waits in the	
resormation station of the alloted EV piggother	DB.
DEvery EV writes the results along with the unit I number on to the CDB which is forwarded to all reservation stations, my-file & main memory	
unit I number on to the CDB which i's forwarded	
to all reservoition stations, my-file & main menory	•
5tch [add \$91,\$92,\$93] < IF/ID	
EU	
EU	
71 72 913 714 715 76 717 718 719 910 - Per	
71 912 913 714 715 76 717 718 719 910 Clay 1 0 0 0 0 0 0 0 0 0 States	ı
Ey = IE Empty Empty	
Step-2: sw \$71, 12(\$74) (71, is not available)	
2 () () () () () () () () () (
81, 92 913 92101	
RS I, E I2WI E E E E	
TEU MA MAI	
Y 20	
weit for EU, to complete, pizes the common DE	bus

add \$11, \$n5, \$16
1, 1/2 1/3 1/1 1/5 1/6 1/77 1/9/1/3/10 3 0 0 0 0 0 0 0 0 0
$I_{1}\in X$ $I_{2}W_{1}$ $I_{3}\in X$
Step 4 Sub \$ 77, \$ 71, \$ 98
1 2 3 4 5 6 7 8 9 10 3 0 0 0 0 0 4 0 0 0
I, Ex I2 W1 I3 Ex I4 W3 Empty
Steps Sw \$21, 16(\$14)
1 2 3 4 5 6 7 8 9 10 3 0 0 0 0 0 0 0 0 0 0 0
II IZWI IZEX IYW3 IZW3 Emp



	How to maintain the sequence of execution?
	WAR Reorder Buffer
*	Writing the final Value into the sugister is called a "commit"
	a "commit" >commit
	To * dets say T. &T.
	Read this Ty time
	Read this Iy time Lec again T6 * They are Committed * Trest again, however!
	We read from EV, by pinging the Common Down
	to check if the previous instruction completes!
	Value is written to reservation station 2 rujs terfile
	2 Sujstergile
	11 the previous example, Iz will rever read the value of EU3
	So even if I3 completes first, I2 will news read it.
	=> WAR hazard also
	=> WAR hazard also satisfied

Control Hazard

Problem is not with unconclitional branches

[the abready know where to go]

Problem is with conditional jump.

Program
execution
order
Childstones

Control Hazards

 Control hazard: need to make a decision based on the result of a previous instruction still executing in pipeline


• Solution 1 Stall the pipeline


Program execution order Time 2 4 6 8 10 12 14 16
(In instruction) add \$4, \$5, \$6

Data access Reg ALU Access

Pipeline stall

Detail





	Option 3
	3 Fall through
	We take the intruction for branch not taken
	$m{m{V}}$
=	> We face a similar froblem as of tion 2 if branch
	is taken.
	options.
	we can choose either (1) Dor (3) for the
	branch delay slot,
	B CONTON CONTRACTOR CO