

Cherysmall unit)
BTB is Nery power hungry BTW

Studning it takes a lot of power

Suse would bit.

Peactice problems on this!

Pipelined Datapath

- ☐ We now move to actually building a pipelined datapath
- ☐ First recall the 5 steps in instruction execution
 - ☐ Instruction Fetch & PC Increment (IF)
 - ☐ Instruction Decode and Register Read (ID)
 - Execution or calculate address (EX) /
 - Memory access (MEM) /
 - Write result into register (WB)
- □ Review: single-cycle processor
 - ☐ all 5 steps done in a single clock cycle
 - ☐ dedicated hardware required for each step


LW-MEMStaye


Somethy - IF stape Structure hazard

(both nudaccos)

☐ What happens if we break the execution into multiple cycles, but keep the extra hardware? ₩ ?

Review - Single-Cycle Datapath "Steps"





In addition to RAW

Even when there is no RAW

and sign are available.

SHozerid wht

there) [Hazards cont

always be


removed thingh

inherent]

add \$2, 43, \$4

This happens

Corrected Datapath



Alternative View — Multiple-Clock-Cycle Diagram

Iw \$t0, 10(\$t1)

Iw \$t0, 10(\$t1)

Image one cape

Iw \$t0, 10(\$t1)

Image one cape

Iw \$t0, 10(\$t1)

Image one cape

Image one cape

Iw \$t0, 10(\$t1)

Image one cape

Image on

