


$$(2+2+1+1+1) \times 500$$

$$7 \times 500$$

$$1 \quad 1 \quad 1 \quad \frac{1}{5} \quad 1$$



24

~~34~~

$$34 + (x-1)$$

$$12 \times 4 = 48 \text{ ns}$$

$$48 + (x-1)12$$

$$11 \times 4 \times x$$

$$\begin{array}{r} 236 + 12x = 44x \\ 36 = 32x \end{array} \quad \frac{9}{8}$$

mul

E2, R0, R1

Div

E5, R3, R4

ADD

E2, E5, E2

SUB

R5, E2, R6

$$4 + 3 + 3$$

~~6~~ F6

~~1~~

$$1 + 1$$



TF	IO	CF	PO		
	TF	ID	OF		

A 5-stage pipelined processor has Instruction Fetch(IF), Instruction Decode(ID), Operand Fetch(OF), Perform Operation(PO) and Write Operand(WO) stages. The IF, ID, OF and WO stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD and SUB instructions, 3 clock cycles for MUL instruction, and 6 clock cycles for DIV instruction respectively. Operand forwarding is used in the pipeline. What is the number of clock cycles needed to execute the following sequence of instructions?

Instruction	Meaning of instruction
I0 : MUL R2 , R0 , R1	$R2 \leftarrow R0 * R1$
I1 : DIV R5 , R3 , R4	$R5 \leftarrow R3 / R4$
I2 : ADD R2 , R5 , R2	$R2 \leftarrow R5 + R2$
I3 : SUB R5 , R2 , R6	$R5 \leftarrow R2 - R6$


A 13


✓ 15

C 17

D 19

I	S ₁	S ₂	S ₃	S ₄
I ₁	2	1	1	1
I ₂	1	3	1	1
I ₃	1	1	1	3
I ₄	1	2	2	2





Row major: 4f4 2^{16} 16 384 etc.

Column major, every word is loaded row major style into cache (no spatial locality) \Rightarrow everything will miss!!