Multicycle auchitecture with Pipelinize

Introduction

- Parallel processing is used to provide simultaneous data-processing tasks for the purpose of increasing the computational speed of a computer.
- Parallel processing is able to perform concurrent data processing to achieve faster execution time.
- It increases throughput.
- Parallel processing may be achieved at the cost of more hardware.
- Parallel processing can be achieved by distributing the data among the multiple functional units.
- Parallel computers are those that emphasize the parallel processing between the operations in some way.
- Parallel processing can be classified from the internal organization of the processors, from the interconnection structure between processors, or from the flow of information through the system.

 9 muticare

 Combile based

ry isters are costly modules, fortest dota transmission

But we need optimal number of sugisters

5 functional units [3 bimary]

MEM Temp

REG FILE sagistors]

ALU


Each of these steps in a multicy le architecture can be executed in parallel, plouded they are executing on different functional write.

Sed

Flynn's Classification

Flynn's classification

- · M.J. Flynn classified computers based on the number of instructions and data that are manipulated simultaneously.
- · All the computers classified by Flynn are not parallel computers.
- · Instruction and data stream: refers to the flow of instruction between memory and CPU.
- · Flynn's classification:
- · SISD (Single Instruction and Single Data stream): in this organization, sequential execution of instructions is performed by one CPU containing a single processing element (PE), i.e., ALU under one control unit. (no forallelism)
- Examples of SISD: CDC 6600 which is unpipelined but has multiple functional units. CDC 7600 which has a pipelined arithmetic unit.




SIMD >

- · SIMD (Single Instruction and Multiple Data stream): in this organization, multiple processing elements work under the control of a single control unit.
- · All PEs receive one instruction which is operated over multiple data stream.
- · Main memory can also be divided into modules for generating multiple data streams acting as a distributed memory. for (1:0; i/10; i++)
- · Examples of SIMD:ILLIAC-IV, PEPE, DAP.

A[1] = B[i] p e MM_1 MM_2 MMn

repuires multiple hocessy clements




Pipeline processing

Increase the throughput by reducing the (average) CPS. Line

- · Flynn's classification emphasizes on behavioral characteristics of the computer system rather than its operational and structural interconnections. MIMD
- Pipeline processing is a type of parallel processing. Does not fit under Flynn's classification.
- Pipeline processing is an implementation technique where arithmetic sub-operations or the phases of a computer instruction cycle overlap in execution.
- It decomposes sequential process into sub-operations, with each sub-process being executed in a special dedicated segment that operates concurrently with all other segments.
- · Each segment performs partial processing dictated by the way the task is partitioned.
- · The final result is obtained after the data have passed through all the segments.

Example: A_i*B_i+C_i



Not pipelined

Assume 30 min. each task - wash, dry, fold, store - and that separate tasks use separate hardware and so can be overlapped

They very cleverly made everyfunctional bret take
Pipelined same time:

But otherwise please note: 7, note: each functional unit takes I dock cycle 100 instructions

Dxus. 15 cm

~50% Improvement

I clock cycle and each clock

instruction

