

Cherysmall unit)
BTB is Nery power hungry BTW

Studning it takes a lot of power

Suse would bit.

Peactice problems on this!

Pipelined Datapath

- ☐ We now move to actually building a pipelined datapath
- ☐ First recall the 5 steps in instruction execution
 - ☐ Instruction Fetch & PC Increment (IF)
 - ☐ Instruction Decode and Register Read (ID)
 - Execution or calculate address (EX) /
 - Memory access (MEM) /
 - Write result into register (WB)
- □ Review: single-cycle processor
 - ☐ all 5 steps done in a single clock cycle
 - ☐ dedicated hardware required for each step


LW-MEMStaye


Somethy - IF stape Structure hazard

(both nudaccos)

☐ What happens if we break the execution into multiple cycles, but keep the extra hardware? ☐ 2

Review - Single-Cycle Datapath "Steps"






Even when there is no RAW

Even when the result is no RAW

Even when the resu

Corrected Datapath



Destination register number is also passed through ID/EX, EX/MEM and MEM/WB registers, which are now wider by 5 bits

