


Cache organisation

Technique to map a location in the main memory to a location in the cache memory



What happens if a particular data or instruction is not found in the cache?

Tag	Valid	D	Data	Cache hit
				Cache miss

$$\text{CPU time} = \text{no. of CC} \times \text{CCT}$$

$$\begin{aligned} \text{Mem stall cycles} &= \text{no. of misses} \times \text{miss penalty} \\ &= \text{IC} \times \frac{\text{misses}}{\text{Instruction}} \times \text{miss penalty} \end{aligned}$$

$$= \text{IC} \times \frac{\text{mem access}}{\text{instr}^n} \times \frac{\text{miss}}{\text{mem acc}} \times \text{miss penalty}$$

Ex $CPI = 1$, when all memory accesses hit in the cache, If 30% loads and stores. Miss penalty is ~~1, total cycles~~ 100 cycles & miss rate = 5%.
How much faster the computer will be if all instructions were cached

$$CPU \text{ time} = Int^n \times CPI \times \text{Clock cycle time}$$


[if all cached]

$$= IC \times 1 \times CCT$$

Cache $IC \times \frac{0.3}{1} \times 0.05 \times 100 \times CCT$

$$= 1.5 IC \times CCT$$

Overall $CPI = 2.5 IC$



Problems: (1) Collision \rightarrow replacement strategy

(2) Valid bit

(Another process or program occupying same location)

(3) SW \Rightarrow Store to cache & main

Location Update

Write back/
Write once

no dependency
of another program

update @ end ?

update everytime ?

when 2 programs share resource
Write-through

(3) Location update solved using dirty bit

Init state

Index	V	Tag	Data	D
000	N			
001	N			
:	:			
.	.			

(i) Address 10110 (mem) referred

Index	V	Tag	Data
000	N		
:	:		
110	Y	10	(Mem 10110)

(2) Address referred 11010 (miss):

Index	V	Tag	Data
000	N		
001	N		
010	Y	11	Mem(11010)
011	N		
100	N		
101	N		
110	Y	10	Mem(10110)
111	N		

(4) Address referred 10010 (miss):

Index	V	Tag	Data
000	N		
001	N		
010	Y	10	Mem(10010)
011	N		
100	N		
101	N		
110	Y	10	Mem(10110)
111	N		

(3) Address referred ^{01, 11, 10}10110 (hit):

Index	V	Tag	Data
000	N		
001	N		
010	Y	11	Mem(11010)
011	N		
100	N		
101	N		
110	Y	10	Mem(10110)
111	N		

to CPU

dirty bit allows the OS (or hardware) to check if the cache data is written in the main memory or not.