


Direct Mapped Cache: Taking Advantage of Spatial Locality

• Taking advantage of spatial locality with larger blocks:




Spotal Cocoliny
may cause dependence
b/wwords in black

Cache with 4K 4-word blocks: byte offset (least 2 significant bits) is ignored, next 2 bits are block offset, and the next 12 bits are used to index into cache

Direct Mapped Cache: Taking Advantage of Spatial Locality

- Cache replacement in large (multiword) blocks:
 - · word read miss: read entire block from main memory
 - word write miss: cannot simply write word and tag! Why?!
 - writing in a write-through cache:
 - if write hit, i.e., tag of requested address and and cache entry are equal, continue as for 1-word blocks by replacing word and writing block to both cache and memory
 - if write miss, i.e., tags are unequal, fetch block from memory, replace word that caused miss, and write block to both cache and memory
 - therefore, unlike case of 1-word blocks, a write miss with a multiword block causes a memory read




	Det associative mapping
	To set associative mabbed cachersome indices
	In set associative mapped cache, some indices in the cache can stone > line (block)
	interset (block)
	Toy data top data toy data
	1 Jour 1 Splan as
	Watch les
	9 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 1
	main memory - 128 bytes docations are byte addresable
	BS-4 bytes Set- Quay set associative 128= 52
	BS - 4 bytes
	Set - Duray set associative (28 = 52)
_	5
	dires: 32 = 8 lines
	toy data tay data 4 tos 4
	with '
	no-of sets = no-of lines = 4
	no-of sets = no-of lines = 4 2 no-of lines = 4
	155-> 8:20: 26:15 bor Block offset
	Joseph Set butters affort
	BS-> Size: 261ts bor Block offset top Set bytes 1 2 2 pindex
	3 2 2

arrar i ated Now, to which # insome set do we place


find the set no. Step 2 Compose the tag (valid bit first) each composator has no of bits in tag

Decreasing Miss Rates with Associative Block **Placement** 1 componentors

- Direct mapped: one unique cache location for each memory block
 - cache block address = memory block address mod cache size
- Fully associative: each memory block can locate anywhere in cache
 - all cache entries are searched (in parallel) to locate block —) compositors all locations
- M-Comporators
 - · Set associative: each memory block can place in a unique set of cache locations if the set is of size n it is n-way set-associative
 - cache set address = memory block address mod number of sets in cache
 - all cache entries in the corresponding set are searched (in parallel) to locate block
 - Increasing degree of associativity
 - · reduces miss rate
 - · increases hit time because of the parallel search and then fetch




Decreasing Miss Rates with Associative Block Placement




Example: Set Associative Cache

Characterized by more than one line per set




E-way associative cache

Implementation of a Set-Associative Cache




Performance with Set-Associative Caches



Miss rates for each of eight cache sizes with increasing associativity: data generated from SPEC92 benchmarks with 32 byte block size for all caches

Performance with Set-Associative Caches



Miss rates for each of eight cache sizes with increasing associativity: data generated from SPEC92 benchmarks with 32 byte block size for all caches

Example Problems

- Find the number of misses for a cache with four 1-word blocks given the following sequence of memory block accesses:

 for each of the following cache configurations

 1-word blocks given the following the following of the following cache configurations
 - ✓. direct mapped

Least recordly word

- 2-way set associative (use LRU replacement policy)
- fully associative
- Note about LRU replacement
 - in a 2-way set associative cache LRU replacement can be implemented with one bit at each set whose value indicates the mostly recently referenced block