


→ Revise multiplication algos from DD!!

Shift add & Add shift


Problem for 64 bit registers,
multiplier is 32 bits long
32 bits wasted

⇒ Intuition, instead of shifting multiplicand to left, shift product to right

(V2)



(V3)




⇒ Same multiplier

33% improvement in clock cycles

Signed
integers

Booth's Algorithm





0010
 0010
 0010
 \vdots

M
 10000
 1110
 1111
 \vdots

1101
 1101
 0110
 \vdots

ASR

MIPS Notes

- ❖ MIPS provides two 32-bit registers H_i and L_o to hold a 64-bit product
- ❖ `mult`, `multu` (unsigned) put the product of two 32-bit register operands into H_i and L_o : overflow is ignored by MIPS but can be detected by programmer by examining contents of H_i
- ❖ `mflo`, `mfhi` moves content of H_i or L_o to a general-purpose register
- ❖ Pseudo-instructions `mul` (without overflow), `mulo` (with overflow), `mulou` (unsigned with overflow) take three 32-bit register operands, putting the product of two registers into the third

Resp time = $\frac{\text{tot exec time}}{\text{runtime}} + \text{waiting time}$

Either or both decreases for resp \uparrow

throughput : $\frac{\text{no. of jobs completed}}{\text{time}}$

throughput \uparrow : parallelized or improve system resources

Individual time for job remains same!!

(if throughput \uparrow

) waiting time \downarrow (with more resources)

the resp time \uparrow

if speed \uparrow resp time \uparrow throughput \uparrow

BUT

if throughput \uparrow (execution time)
need not improve if we consider only
execution time