MIPS Architecture

Multiplication	and	division	instructions,	which	run	asynchronously	from
other instructions.							

- ☐ A pair of 32-bit registers, **HI** and **LO**, 'are provided.
- ☐ The program counter has 32 bits.
- ☐ The two low-order bits always contain zero. Why?
- ☐ MIPS I instructions are 32 bits long and are aligned to their natural word boundaries.

MIPS Architecture

□ Values must be fetched from memory before (add and sub) instructions can operate on them

Load word:

lw \$t0, memory-address

Register • Memory

Register

Memory

Store word:


sw \$t0, memory-address

MIPS Architecture - Memory Organization

	Viewed as	s a large	single-dimension	array with	access by	address
--	-----------	-----------	------------------	------------	-----------	---------

- ☐ A memory address is an index into the memory array
- ☐ Byte addressing means that the index points to a byte of memory, and that the unit of memory accessed by a load/store is a byte
- Bytes are load/store units, but most data items use larger words
- ☐ For MIPS, a word is 32 bits or 4 bytes.
- □ 2³² bytes with byte addresses from 0 to 2³²-1
- \square 2³⁰ words with byte addresses 0, 4, 8, ... 2³²-4
 - words are aligned
 - what are the least 2 significant bits of a word address?

0 8 bits of data
1 8 bits of data
2 8 bits of data
3 8 bits of data
4 8 bits of data
5 8 bits of data
6 8 bits of data



Regs immediate jump

Respect (6) MS (5) AS(5) Ad (5) Annt (5) Funct (6)

I opcode (6) Laddress (26)

MS - supirate source Int-sup target Ind= rup dust nation

Shout = Shift amount | Punct - Punction field (runant)

All Atype Instructions have town as aparde

Sperand onds is fixed

(-Code a= b+C; add \$to, \$to, \$to, \$to.

