

Speed-up ratio

- k-segment pipeline with clock cycle time t_p is used to execute n tasks. *← CPT for pipelined arch.*
- 1st task T_1 takes $k \cdot t_p$ time to complete its operation. *15ns, 10ns
 $t_p = 15ns$ $k = 2$
 $t_n = 30ns$ $t_n \leq 2 \cdot 15$*
- The remaining $(n-1)$ tasks will complete at the rate of one task per clock cycle and they will complete after time $(n-1) \cdot t_p$ *✓*
- Total time = $(k+n-1) \cdot t_p$ *✓*
- For a non-pipeline system that performs the same operation, the total time taken is $n \cdot t_n$ where t_n is the total time required to complete 1 task. *← CPT non-pipelined.*
- Speed-up (S) of pipeline processing = $\frac{n \cdot t_n}{(k+n-1) \cdot t_p}$ *$n \rightarrow \infty$*
- As $n \gg k$, $S = t_n / t_p$ *✓*
- If $t_n = k \cdot t_p$, then $S = k$ *✓*
- Example: $t_p = 20ns$, 4 stage pipeline with $n = 100$ tasks. *$k = 4$*

$$t_n \leq k \cdot t_p$$

$$S = \frac{100 \times 4 \times 20}{(4+99) \times 20} = \frac{400}{103}$$

meet.google.com is sharing your screen. Stop sharing Hide

Instruction Pipelining

*SISD \rightarrow no MIMD
MISD \rightarrow non-parallel data
parallelism \rightarrow SIMD
SLP \rightarrow MIMD*

- Let us consider the following decomposition of instruction processing:
- Fetch Instruction (FI), Decode Instruction (DI), Fetch Operands (FO), Execute Instruction (EI), Write Back (WB).
- Consider that each of these stages can be executed in 5 different segments.
- Assumptions:

- All instruction pass all the segments.
- Require same number of clock cycles.
- No memory conflicts and dependency.
- No branch or jump instructions.

otherwise control hazard

CPU cycle	1	2	3	4	5	6	7	8	9
I1	FI	DI	FO	EI	WB				
I2		FI	DI	FO	EI	WB			
I3			FI	DI	FO	EI	WB		
I4				FI	DI	FO	EI	WB	
I5					FI	DI	FO	EI	WB


- Branch instruction lead to update of PC as new instruction is to be loaded.
- The pipeline must be emptied of all the previous instruction stages.
- Leads to CPU stall and wastes CPU cycles.

① Single cycle arch. $CPI_{avg} > 1$

② Multicycle arch. $CPI_{avg} > 1$

③ Pipelining $CPI_{avg} = 1$ (ideally)

④ Superscalar $CPI_{avg} < 1$



Reservation station fetches the operands


() instruction reserved for execution in that unit

if inst has to wait for operand to be generated it will do so in reservation station

once generated, it goes directly to reservation station, not main memory

How is $CPI < 1$ (PTO)?

How does a single fetch help!?



You can fetch the ^{Very Large} Instruction Word
and then do all of them at once!

$$CPI = 3/4 = 0.75 < 1$$

Pipelining MIPS - Hazards


What makes it hard?

- ✓ structural hazards: different instructions, at different stages, in the pipeline want to use the same hardware resource / functional units.
- ✓ control hazards: succeeding instruction, to put into pipeline, depends on the outcome of a previous branch instruction, already in pipeline
- ✓ data hazards: an instruction in the pipeline requires data to be computed by a previous instruction still in the pipeline

- Before actually building the pipelined datapath and control, we first briefly examine these potential hazards individually...

Structural hazards

- **Structural hazard:** inadequate hardware to simultaneously support all instructions in the pipeline in the same clock cycle
- E.g., suppose *single – not separate* – instruction and data memory in pipeline below with *one read port*
 - then a structural hazard between first and fourth lw instructions



- *MIPS was designed to be pipelined*: structural hazards are easy to avoid!

(Just using
2 fkin read
ports)

Data hazard &

2 \times low \$1, 12(\$2) \rightarrow \$1 is written

→ t_2 add \$3, \$1, \$5 → \$1, \$5 is read
\$3 is written

→ I_3 ($\omega \neq 1$, $12(\$2) \rightarrow \1 is written

→ If, add \$5, \$1, \$2 → \$1, \$2 is read and \$5 is written

① RAW \rightarrow B1 read after write } true hazard

→ ② WAR → \$\$ write after read } pseudo/fake

→ ③ WAW → \$1\$ write after write hazard

(that's why in superscalar arch we need independent instructions)

data hazard resolution

① Static instruction scheduling → Compiler based (VLIW)

② Dynamic instruction scheduling \rightarrow HW based (Tomasulo's algo)
Registers renaming +

WTF -- just missed it
next class ig


(3) Operand forwarding

RAW can only be avoided by a nop.

Next class ↴

WRR } Pseudo dependency
WAW }

Dynamic Scheduling



★ Registers are fetched one by one, and
⇒ in separate cycle
decoded to find the type of operation
and source of operands

★ Register status indicator indicates whether the latest val of reg is in the reg file or currently being computed by some execution unit and if the latter, it states the EU number.

If all the operands are avail., the operation proceeds in the allotted EU, else it waits in the reservation station of the allotted EU pingping the CDB.

→ Every EU writes the results along with the unit number on to the CDB which is forwarded to all reservation stations, reg. file & main memory.

Step 1 Add \$r1, \$r2, \$r3 ← IF/ID
└→ EU

r_1	r_2	r_3	r_4	r_5	r_6	r_7	r_8	r_9	r_{10}	← Reg Status
1	0	0	0	0	0	0	0	0	0	

EU ←

RS
IE

Empty Empty - -

Step-2: sw \$r1, 12(\$r4) (r_1 is not available)

r_1	r_2	r_3	...	r_{10}
1	0	0		0

RS
+ EU I₁ E | I₂ W₁ | E_{no} | E_{mp₁} | E | E

←
 wait for EU₁ to complete, ping the common DBus

Add \$r1, \$r5, \$r6

r1	r2	r3	r4	r5	r6	r7	r8	r9	r10
3	0	0	0	0	0	0	0	0	0

I ₁ Ex	I ₂ W ₁	I ₃ Ex	...
-------------------	-------------------------------	-------------------	-----

Step 4 Sub \$r7, \$r1, \$r8

1	2	3	4	5	6	7	8	9	10
3	0	0	0	0	0	4	0	0	0

I ₁ Ex	I ₂ W ₁	I ₃ Ex	I ₄ W ₂	Empty ...
-------------------	-------------------------------	-------------------	-------------------------------	-----------

Step 5 SW \$r1, 16(\$r4)

1	2	3	4	5	6	7	8	9	10
3	0	0	0	0	0	4	0	0	0

I ₁ Ex	I ₂ W ₁	I ₃ Ex	I ₄ W ₂	I ₅ W ₃	Emp
----------------------	-------------------------------	-------------------	-------------------------------	-------------------------------	-----

I_6 add $\$r1, \$r9, \$r10$

Latest value of $\$r1$ ←

	1	2	3	4	5	6	7	8	9	10
	6	0	0	0	0	0	4	0	0	0

$I_1 Ex$	$I_2 W1$	$I_3 Ex$	$I_4 W1$	$I_5 W3$	$I_6 Ex$
----------	----------	----------	----------	----------	----------

I_1, I_3, I_4 are in execution state

I_2, I_4, I_5 are in wait state

True dependency ← RAW - ^{resolved through} operand forwarding
WAR, WAW

$E1$ generates results

add $\$r1, \$r3, \$r3$	} RAW
SW $(E1), 12(\$r4)$	
add $\$r1, \$r5, \$r6$	} WAR
sub $\$r7, (E3), \$r8$	
SW $(E3), 16(\$r4)$	
add $\$r1, \$r9, \$r10$	

⇒ Forward the results directly
we are not waiting for the write to actually occur!

Register renaming
Rename those registers waiting

WAR is resolved in the reorder buffer, he will explain next class!

Part of Tomasulo's algorithm


for the Execution unit that is going to generate the result!

How to maintain the sequence of execution?

WAR

Reorder Buffer

- * Writing the final value into the register is called a "commit"



* Lets say I_1 & I_6
finish at the same
time

* They are committed
* rest aren't, however!

We read from EU, by piggybacking the Common
Dbus
to check if the previous instruction completes!

Value is written to reservation station
& register file

In the previous example, I_2 will never read
the value of EU_3

So even if I_3 completes first, I_2 will never
read it.

⇒ WAR hazard also
satisfied

Control Hazard


- ★ Problem is not with unconditional branches
[we already know where to go]
- ★ Problem is with conditional jump.

Program
execution
order
(in instructions)



Control Hazards

- **Control hazard:** need to make a decision based on the result of a previous instruction still executing in pipeline
- **Solution 1** Stall the pipeline



① Stall

② Predict branch is not taken (basically be pessimistic)

↳ exec the successor instr in sequence

↳ "squash" instruction in pipeline if branch

[flush pipeline
and clean out
eggs to be]]

is actually taken

(remove from pipeline
and also clean out
regs)


MIPS never has to guess as no instruction reaches exec stage by the time branch is determined

③ Predict branch address

④ Delayed branch

④

Code A
if (x==y) then
Code B
else
Code C
Code D



I_1
 I_2
 I_3
 I_n

The number of instructions there in the pipeline, till the branch taken or not taken is decided, is called the delay slot

Which instructions should I execute? ^{in branch delay}

You have many options

Eg: MIPS has just 1 delay slot, so for simplicity let's take that.

We can put instructions that we want to execute after the branch

add \$1, \$2, \$3
 beq \$4, \$5, L1
 [Shift previous inst'n before branch to branch delay slot]
 Option (1)
 [true] [] ← Some instruction (this will go into branch delay)
 → L1

True
 beq \$4, \$5, L1
 add \$1, \$2, \$3
 → L1

if true, then it'll go waste, we need to flush & revert. so we just put that add instruction above it, since there's no dependency there

This is done by compiler

But! add \$1, \$2, \$3
 beq \$1, \$6, L1
 [] → RAW
 → L1 → Now we can't do that

Option (2) We insert the first instruction of Branch is taken [TARGET ADDR]

Here also we need to check if we are changing the state in such a way that the behavior is affected if branch is n't taken

Option ③
③ [Fall through]

We take the instruction for branch not taken

⇒ We face a similar problem as option ② if branch is taken.

We can choose either ^{options} ①, ② or ③ for the branch delay slot,