

	not terue, you can have delays in look so
	not terre, you can have delays in look sw due to CPU relinghishing main memory
	⇒ CPU ruch to wait.
	Time required: Time to acquire system brus (2)
	+ 1
	memory access time (locate B) The one bute of data -> 0/+B celly
76	the sale data> 0/+0 celly
10	
	=> A bytes of data = k (x+B) [Which is quite a bit]
	a bit 7
	if $\alpha = 0.1 \text{ms}$ $\beta = 3 \text{ms}$
	β = 3ns
	500 bytes=> 500x3.lns which isn't
	bus, I/O must represt CPU)
	L bus, I/O must represt CPO)
	if >CPU groundly pas access, only in the
	two st case (as we tre considerly), a has
	Some value.
	E) write/Read K bytes of data @ a time
	≥ Jime = d+kβ
	-) access system bus just once
	⇒ Jime = α+kβ ⇒ access system bus just once



(i) To reduce the system bus lectercy

+ (ii) Locality (??)

2) Where do I keep 'k' bytes of data?
Ans: Local memory in CPU, a.k.a cache.

Why is cache faster?

(i) Technology it was


(ii) Closertes CPU

Locality of Reference: Spatial & Temporal

Access to memory locations occurry close together in space

Temporal LDR: Access to the memory location occurry Close together in time!

_		eg: jmp label
	100 PC, PC+4	(x-)
	101	(4) ++1
	102 Close	1>x may not be
	103	9-4
		but they are temporally
	The state of	but they are temporally
	eg: two instructs	
	Other	1



Memory Wall Performance lyaf

The Memory Wall

Performance Gap

