

Q) 3) (iii) latency & Throughput

Q(4) 500ns \rightarrow nonpipelined

100 programs \rightarrow 5 stage, 20ns

(i) Speedup (ii) max achievable speedup

avg 5 instructions:

$$\frac{500}{180} \approx 2.78$$

Speedup (100 + 20(5) - 20) = 180ns

$$100 \text{ prog: } 100 + 20(5)(100) - 20 = 10080 \text{ ns}$$

$$\frac{50000}{10080 \text{ ns}}$$

[4.96]

≈ 5 max achievable

time = (no of stages of a pipeline) + (total inst - 1) cct

Q(5)

40% data references

(1) Structural hazard 1.05 times higher

$$\frac{60}{100} \times 1.05 \times \frac{1}{1} + \frac{40}{100} \times 1.05 \times 5 \times \frac{1}{1}$$

$$\left(\frac{6}{10} + \frac{20}{10} \right) \times \frac{1}{1.05} = \frac{26}{105}$$

$$(1 \times 5) \times \frac{1}{1}$$

1x1x1x1

$$2.476 : 5$$

(i) avg instⁿction time = Clock cycle

$$\text{Avg instⁿction time with structural hazard} = \left(1 + \frac{40}{100}\right) \times \frac{\text{clock cycle time}}{1.05}$$

$\approx 1.3 \times \text{Clock cycle time ideal}$

\Rightarrow without structural hazard is better

\rightarrow (NOTE: here we are assuming single Clock cycle per instruction)