
SAMA5D2 Layout Recommendations

Introduction

SAMA5D2 Series is based on the ARM® Cortex®-A5 processor. It integrates various peripherals and communication interfaces in one chip, thereby increasing the complexity of the Printed Circuit Board (PCB).

How to place components and route critical traces while keeping signal integrity is a challenge for hardware designers. This document provides basic layout recommendations for some critical components of the SAMA5D2 platform, as well as layout examples for the SAMA5D2 in the various package types.

Reference Documents

Type	Document Title	Available	Ref. No.
Data Sheet	SAMA5D2 Series	www.microchip.com	DS60001476
User's Guide	SAMA5D2-XULT User's Guide		DS50002691
Design Files	SAMA5D2-XULT Design and Manufacturing Files		—

Table of Contents

Introduction.....	1
Reference Documents.....	1
1. SAMA5D2 Peripherals.....	3
2. Layout Guideline.....	4
2.1. General Board Placement Strategies.....	4
2.2. Clock.....	4
2.3. DDR Memory.....	5
2.4. USB Signal.....	7
2.5. Ethernet Part.....	8
2.6. Power Management IC.....	9
3. Layout Examples.....	11
3.1. Layer Number Considerations.....	11
3.2. BGA289 Layout Example (6-Layer Board).....	11
3.3. BGA256 Layout Example (8-Layer Board).....	12
3.4. BGA196 Layout Example (4-Layer Board).....	14
3.5. BGA196 Layout Example (6-Layer Board).....	17
4. Conclusion.....	20
5. Appendices.....	21
5.1. Appendix A. PCB Stack-up Design General Knowledge.....	21
5.2. Appendix B. Recommended Reading/Guidelines.....	21
6. Revision History.....	22
6.1. Rev. A - 10/2018.....	22
The Microchip Web Site.....	23
Customer Change Notification Service.....	23
Customer Support.....	23
Microchip Devices Code Protection Feature.....	23
Legal Notice.....	24
Trademarks.....	24
Quality Management System Certified by DNV.....	25
Worldwide Sales and Service.....	26

1. SAMA5D2 Peripherals

The SAMA5D2 is a high-performance, power-efficient embedded MPU based on the ARM Cortex-A5 processor.

The SAMA5D2 features an internal multi-layer bus architecture associated with 32 DMA channels to sustain the high bandwidth required by the processor and the high-speed peripherals. The device offers support for DDR2/DDR3 (DLL off only) LPDDR/LPDDR2/LPDDR3/DDR3L (DLL off only) and x8 SLC/MLC NAND Flash memory up to 32-bit ECC.

The comprehensive peripheral set includes an LCD TFT controller with overlays for hardware-accelerated image composition (RGB) and an Image Sensor Controller (RGB). Connectivity peripherals include a 10/100 EMAC, USBs, CAN-FDs, UARTs, FLEXCOMs, SPIs and two QSPIs, DIO/SD/eMMCs, and I2Cs.

2. Layout Guideline

2.1 General Board Placement Strategies

Some general layout strategies for a SAMA5D2-based system board are listed below.

- First place the connectors of the board and any other items that have compulsory mechanical and location constraints; lock them on your layout so that any further displacement is made impossible.
- Place the MPU, DDR and Flash memories and oscillator parts as a first-level priority. The traces should be as short as possible with a minimal number of vias.
- Place the SD card, Ethernet PHY and LCD/ISC parts as a second-level priority.
- Place the decoupling capacitors (0.1 μ F or smaller) as close as possible to each IC power pin, and place the bulk capacitors (1 μ F or larger) properly on the PCB to charge the decoupling capacitors.
- As far as possible, avoid splitting ground planes, and avoid routing rapid switching⁽¹⁾ signals above the splits in ground planes, as that is a major source of Electro-Magnetic Interference (EMI).

Note:


1. Having steep edges.

2.2 Clock

The SAMA5D2 device includes two clock inputs: a slow clock input, and a main clock input. In most cases, one crystal and two load capacitors are required for each input. A ground plane should be positioned under the crystal. It is recommended to shield the oscillator nets and pads with a ground ring connected to the board ground plane through several vias.

The crystal XIN/XOUT are signals of very low amplitude and high impedance; therefore, they must be particularly “protected” to ensure signal integrity. For this purpose, place the crystal part as close as possible to the MPU XIN/XOUT pins, and position a grounded ring around the XIN/XOUT nets, as close as possible to the IC pins.

Figure 2-1. Clock Layout Example



2.3 DDR Memory

The SAMA5D2 device supports several types of DDR memories, including DDR3, DDR3L, LPDDR3, DDR2, LPDDR2 and LPDDR1. The most commonly used memory types are DDR3L and LPDDR3.

The DDR memory controller interface includes:

- Four data lanes: DQS[3:0], DQSN[3:0], DM[3:0], DQ[31:0]
- ADDR/CMD/CTL signals: BA[2:0], A[13:0], RAS/CAS, CS, CKE, WE
- Clock signals: CK/CKn

Here are some recommendations for the data lane signal layout.

- In each data lane (e.g. lane0 includes DQ[7:0]/DM0/DQS0), the length difference between each signal and the respective DQS/DQSn signal should not exceed 100 mils⁽¹⁾.
- It is recommended to route all signals of the same data lane on the same layer.
- The DQS/DQSN signal pairs should be routed as differential traces. The length difference between the differential traces should not exceed 20 mils, with a controlled impedance of $100 \pm 10\%$ Ohm.
- The impedance of any single-end signal trace should be $50 \pm 10\%$ Ohm.

Here are some recommendations for the ADDR/CMD/CTL/CK signal layout.

- The length difference between the ADDR/CMD/CTL signal and the CK signal should not exceed 200 mils.
- It is recommended to route all those signals on the same layer.
- CK/CKn signals should be routed as differential traces. The length difference between the differential traces should not exceed 20 mils, with a controlled impedance of $100 \pm 10\%$ Ohm.
- The impedance of any single-end signal trace should be $50 \pm 10\%$ Ohm.

To minimize crosstalk, the recommended trace spacing is as follows:


- In the same data lane: 8 to 12 mils
- Data lane signal to other signals: > 20 mils
- ADDR/CMD/CTL/CK to other signals: > 20 mils

Note:

1. 1 inch = 1000 mils = 25.4 mm

The figure below shows a layout example of DDR3L memory (only one data group is shown).

Figure 2-2. DDR3L Layout Example



2.4 USB Signal


The USB ports in the SAMA5D2 device are compliant with USB v2.0 High-speed Specification.

The layout recommendations are:

- The USB DM and DP signals should be routed as differential traces and be perfectly parallel to each other.
- The reference plane should be continuous.
- If a routing layer must be changed, then both DM and DP signals should be transferred together to the other layer.
- The impedance of the differential traces should be $90 \pm 10\%$ Ohm.

The figure below shows a layout example of USB traces which fan out from BGA on the top side, and go perfectly in parallel to the connector on the top side.

Figure 2-3. USB Traces Layout Example



2.5 Ethernet Part

The SAMA5D2 device has an on-chip Ethernet MAC that supports 10/100 Mbps Ethernet compatible with IEEE 802.3 standard; furthermore, it supports both MII and RMIi interfacing to the PHY.

The Media Independent Interface (MII) signals include transmit data, receive data and control signals.

Here are some recommendations for the data lane signal layout.

- It is recommended to route all signals of the same data lane (TX or RX) on the same layer.
- The length difference between the TX data and TXCK lanes should not exceed 300 mils.
- The length difference between the RX data and RXCK lanes should not exceed 300 mils.
- The impedance of any single-end signal trace should be $50 \pm 10\%$ Ohm.


The Media Dependent Interface (MDI) (TX+/- or RX+/-) signals are routed from the PHY to the Ethernet transformers/connector and then further into the cable. The 100M-Base Ethernet cable has two pairs.

The following layout rules apply:

- Differential pairs (TX+/- or RX+/-) should be routed away from all other signals (with a clearance of at least three times the trace width).
- The length difference between the MDI differential pairs (TX+/- or RX+/- lines) should not exceed 20 mils.
- Route differential pairs (TX+/- or RX+/-) over solid ground plane and/or chassis ground plane to achieve a 100 Ohm differential (50 Ohm for single-ended traces) impedance.

The figure below shows an example of a RMIi transmitter data trace layout.

Figure 2-4. RMII Transmitter Data Trace Layout Example




2.6 Power Management IC

A Power Management IC (PMIC) integrates several DCDC and LDO controllers in one chip and manages all the system power rails and their sequencing. The PMIC needs several external components such as inductors, capacitors and resistors.

The DCDC inductors must be close to the PMIC output pins. The inductors produce heat when the DCDC controller is operating. The PMIC is typically surrounded by three inductors; a sufficient air gap (at least 2 mm) must be reserved around each one of them to evacuate the heat.

The power traces should be wide enough for the current load. A minimum width of 20 mils is recommended (a 1-A current needs at least a 1-mm width). Generally, these traces should be enlarged after they fan out from the PMIC. The figure below shows an example of a PMIC circuit layout.

Figure 2-5. PMIC Circuit Layout Example



3. Layout Examples

The SAMA5D2 is available in three packages:

- BGA289: 289 pins, 0.8-mm pitch
- BGA256: 256 pins, 0.4-mm pitch
- BGA196: 196 pins, 0.75-mm pitch

This section describes several layout examples for different packages. The design files of the examples can be downloaded from www.microchip.com (*SAMA5D2_BGA_reference-layouts.zip*, available with this application note).

3.1 Layer Number Considerations

A PCB with a high number of layers is easier to layout and route; however, this also generates increased costs. The general stack-up for a SAMA5D2 board is normally 6 layers or 8 layers, depending on the components pitch size and circuit complexity. Below are the common 6-layer and 8-layer stack arrangements for reference.

6- layer model:

Layer 1---Signal (Microstrip), components side

Layer 2---Ground plane

Layer 3---Signal (Stripline)

Layer 4---Signal (Stripline)

Layer 5---Power plane

Layer 6---Signal (Microstrip)

8- layer model:

Layer 1---Signal (Microstrip), components side

Layer 2---Ground plane

Layer 3---Signal (Stripline)

Layer 4---Power plane

Layer 5---Ground plane

Layer 6---Signal (Stripline)

Layer 7---Ground plane

Layer 8---Signal (Microstrip)

3.2 BGA289 Layout Example (6-Layer Board)


The SAMA5D2-XULT board is a good example of a SAMA5D2-BGA289 package layout. The 6-layer model is used.

3.2.1 Board Placement

The figure below is a PCB placement example for a SAMA5D2-based system.

- The Power Management IC (PMIC) part is at the top left of the PCB.
- Two 16-bit DDR2 chips are above SAMA5D2.
- The EMMC is on the right side of SAMA5D2.
- The Ethernet PHY is at the bottom left of the PCB.
- The LCD connector is at the left edge of the PCB.

Figure 3-1. SAMA5D2-based System PCB Placement Example




3.3 BGA256 Layout Example (8-Layer Board)

3.3.1 Board Placement

The figure below is a PCB placement example for a SAMA5D2-BGA256 8-layer board.

Figure 3-2. SAMA5D2-BGA256 8L Board Placement Example



3.3.2 Special Constraints and Considerations for a 0.4-mm Pitch

SAMA5D2-BGA256 uses a very small BGA package, with a 0.4-mm pitch. A three-stage laser-via process is needed for such a small pitch. Most of the BGA256 signals are fanned out from the top layer to the fourth layer through laser vias. Eight layers are needed to match the board complexity.

Since most BGA256 signals fan out from Layer 1 to Layer 4, the stack arrangement shown below is different from a typical 8-layer board.

Layer 1---Signal (Microstrip), components side

Layer 2---Ground plane

Layer 3---Signal (Stripline)

Layer 4---Signal (Stripline)

Layer 5---Power plane

Layer 6---Signal (Stripline)

Layer 7---Ground plane


Layer 8---Signal (Microstrip)

3.4 BGA196 Layout Example (4-Layer Board)

3.4.1 Board Placement

The figure below is a PCB placement example for a SAMA5D2-BGA196 4-layer board.

Figure 3-3. SAMA5D2-BGA196 4L Board Placement Example



3.4.2 Special Constraints and Considerations for a 4-Layer Routing

For package BGA196, which has a 0.75-mm pitch, the signals can be fanned in two layers (top layer and bottom layer). Here is the stack arrangement:

Layer 1---Signal (Microstrip), components side

Layer 2---Ground plane

Layer 3---Power plane


Layer 4---Signal (Microstrip)

Several high-speed DDR3 signals are placed on Layer 4 (bottom side), and the adjacent reference plane is the power plane (Layer 3). The power plane is split into several power domain areas, so care must be taken when routing those DDR3 signals on Layer 4, keeping them under a consistent power domain area⁽¹⁾ and never routing these traces across the power area splits.

Note:

1. In order to achieve a consistent impedance along the whole traces.


Figure 3-4. DDR3 Signals Reference Plane



As there are only two layers for BGA signals to fan out, it is very hard to place 0402 decoupling capacitors right beneath the SAMA5D2 chip (on the bottom side). To achieve a better power integrity, 0201 decoupling capacitors are used in this example.

The figure below is a PCB placement example for 0201 decoupling capacitors.

Figure 3-5. 0201 Decoupling Capacitors Placement Example (Bottom Side)




3.5 BGA196 Layout Example (6-Layer Board)

3.5.1 Board Placement

The figure below is a PCB placement example for a SAMA5D2 BGA196 6-layer board.

Figure 3-6. SAMA5D2 BGA196 6L Placement Example



3.5.2 Special Constraints and Considerations for a 6-Layer Routing

It is easy to fan out the signals as there are four signal layers.

Here is the stack arrangement:

Layer 1---Signal (Microstrip), components side

Layer 2---Ground plane

Layer 3---Signal (Stripline)

Layer 4---Signal (Stripline)

Layer 5---Power plane

Layer 6---Signal (Microstrip)

Try to route the very high-speed DDR3 data signals on Layer 1 and Layer 3, as there is a good ground plane nearby. Other signals like control and address signals can be routed on Layer 4 and Layer 6 that reference the power plane.

4. Conclusion

This Application Note briefly introduces the most critical aspects which need to be taken into consideration when designing a SAMA5D2-based system. For beginners, we recommend using these guidelines and also obtaining support from expert PCB design services if relevant skills are unavailable in house.


5. Appendices

5.1 Appendix A. PCB Stack-up Design General Knowledge

5.1.1 Transmission Line

Microstrip and Stripline are “transmission line” routing approaches that take the neighbouring power planes and PCB dielectric characteristics into consideration in order to achieve impedance-controlled traces. The impedance is determined by the parameters of the layer (both copper and dielectric), and it can be computed by software with parametric inputs.

Figure 5-1. Stripline and Microstrip Implementations



5.1.2 Board Impedance Control

To achieve signal integrity, board impedance control is mandatory, which means each trace should be treated as a transmission line and its impedance should be controlled to a special value. In most cases, the impedance of single-ended signals should be 50 Ohm, and the impedance of differential signals 90 or 100 Ohm. Factors including the stack arrangement, layer thickness and trace width should be considered when calculating the impedance. Generally, the PCB manufacturer arranges the thickness of copper and dielectric layers, and also adjusts the trace width or space between differential signals to achieve the required impedance.

5.2 Appendix B. Recommended Reading/Guidelines

We recommend reading the excellent “High-Speed Digital Design: A Handbook of Black Magic” by H. W. Johnson and M. Graham, published by Prentice Hall.

6. Revision History

6.1 Rev. A - 10/2018

DDR Memory: deleted constraint on length difference between data lane and CK signal. Corrected constraint on length difference between each signal and the respective DQS/DQSn signal from '50 mils' to '100 mils'.

- Template update: Moved from Atmel to Microchip template.

- The application note is assigned a new document number (DS00002814) and revision letter is reset to A.

--- Document number DS00002814 revision A corresponds to what would have been 44041 revision B.

- ISBN number assigned.

Document 44041A dated 16-Oct-15 superseded by this Microchip document DS00002814.

The Microchip Web Site

Microchip provides online support via our web site at <http://www.microchip.com/>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Customer Change Notification Service

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <http://www.microchip.com/>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://www.microchip.com/support>

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.

- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KeeLoq, Klear, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-3646-1

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamiQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Quality Management System Certified by DNV

ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-67-3636 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820