

Sistemas Digitais 2

Projeto lógico sequencial Contadores e registradores de deslocamento

Prof. Daniel M. Muñoz Arboleda

FGA - UnB




Agenda

- Contadores em VHDL
 - Exemplo contador up/down de 4 bits (0 a F) com clear e preset
 - Exemplo contador de 8 bits com enable e clear
 - Exemplo contador up/down de 4 bits com display de 7 segmentos
 - Exemplo divisor de clock em VHDL
- Registradores de deslocamento em VHDL
 - Exemplo de multiplicação por 2
 - Exemplo de divisão por 2




Contador up/down de 4bits com clear e preset





Contador up/down de 4bits com clear e preset





Descrição em VHDL de um contador up/down de 4bits com clear e preset

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
    use IEEE.STD LOGIC arith.ALL;
    use IEEE.STD LOGIC unsigned.ALL;
   pentity contador up down 4bits is
        Port ( reset : in STD LOGIC;
8
               clk : in STD LOGIC;
9
               entrada : in STD LOGIC VECTOR (3 downto 0);
10
               preset : in STD LOGIC;
11
               updown : in STD LOGIC;
12
               saida : out STD LOGIC VECTOR (3 downto 0));
13
    end contador up down 4bits;
```

```
parchitecture Behavioral of contador up down 4bits is
16
    signal count : STD LOGIC VECTOR (3 downto 0) := "0000";
17
   □begin
19
20
         saida <= count;
21
22
         process (clk, reset)
23
         begin
24
             if rising edge(clk) then
25
                  if reset = '1' then
26
                      count <= (others=>'0');
27
                 elsif preset='1' then
28
                      count <= entrada;</pre>
29
                  elsif updown='1' then
30
                      count <= count + '1';
                 elsif updown='0' then
31
32
                      count <= count - '1';</pre>
33
                  end if:
34
             end if:
35
         end process;
36
    end Behavioral;
```



Descrição em VHDL de um contador up/down de 4bits com clear e preset

Testbench


```
-- Instantiate the Unit Under Test (UUT)
       uut: contador up down 4bits PORT MAP (
42
43
               reset => reset,
44
              clk => clk,
45
               entrada => entrada.
46
              preset => preset,
47
               updown => updown,
               saida => saida
48
49
50
        -- Clock process definitions
51
52
       clk process :process
53
       begin
54
            clk <= '0';
55
            wait for clk period/2;
             clk <= '1';
56
            wait for clk period/2;
57
58
       end process;
59
```

```
60
        stim proc: process
61
        begin
62
           reset <= '1';
63
             entrada <= "0011";
             updown <= '1'; -- incrementa
64
65
             preset <= '0';
66
           wait for 100 ns;
67
             reset <= '0';
68
69
           wait for clk period*10;
70
71
           updown <= '1'; wait for clk period*10;
72
           updown <= '0'; wait for clk period*10;
73
             preset <= '1'; updown <= '1'; wait for clk period;</pre>
             preset <= '0'; updown <= '1'; wait for clk period*10;</pre>
74
75
76
           wait;
77
        end process;
```




Descrição em VHDL de um contador up/down de 4bits com clear e preset

Testbench





Contador de 8bits com enable e clear






Descrição em VHDL de um contador de 8 bits com enable e clear

```
library ieee; use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity COUNTER is
port (CLK, CNT EN, CLR:in std logic;
                     :out std logic vector(7 downto 0));
end COUNTER;
architecture BEHAVE of COUNTER is
  signal CNT:std logic vector(7 downto 0);
begin
FIRST: process (CLK, CLR)
begin
   if (CLR = '0') then
     CNT <= "00000000";
   elsif (CLK'event and CLK = '1') then
     if (CNT EN = '0') then
        CNT \le CNT + '1';
     end if :
   end if ;
 end process FIRST;
Q \le CNT;
end BEHAVE;
```




Descrição em VHDL de um divisor de clock





Descrição em VHDL de um divisor de clock






Descrição em VHDL de um divisor de clock de 1 seg

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
    use IEEE.STD LOGIC arith.ALL;
    use IEEE.STD LOGIC unsigned.ALL;
   mentity divisor clock is
 6
         Port ( reset : in STD LOGIC;
7
                clk : in STD LOGIC;
8
               clk1Hz : out STD LOGIC);
    end divisor clock;
9
10
   parchitecture Behavioral of divisor clock is
11
12
    --constante preset = 25E6 para T=1seq
    constant preset : std logic vector(25 downto 0) := "010111110101111000010000000";
13
    signal count : std logic vector(25 downto 0) := (others => '0');
14
    signal s 1Hz : std logic := '0';
15
16
17
   □begin
    clk1Hz <= s 1Hz;
18
19
   process(clk,reset)
20
    begin
21
         if rising edge(clk) then
22
             if reset='1' then
23
                 s 1Hz <= '0';
24
                 count <= (others => '0');
25
             elsif count=preset then
26
                 s 1Hz <= not s 1Hz;
27
                 count <= (others => '0');
28
             else
29
                 count <= count + '1';
30
             end if:
31
         end if:
    end process;
```



Descrição em VHDL de um divisor de clock de 1 seg

Testbench






Registradores de deslocamento - Shift registers

Registradores de deslocamento consistem em um conjunto de flip-flops que podem ser interligados para deslocar uma informação (bit) aplicada na entrada em uma posição à direita ou à esquerda a cada pulso de clock.


Podem ser utilizados para operações de criptografia, multiplicação e divisão em potência de 2, serialização e desserialização, etc.





Tipos de registradores de deslocamento – Shift registers


a) SISO (Serial in/Serial out)





Tipos de registradores de deslocamento – Shift registers


b) PISO (Parallel in/Serial out)





Tipos de registradores de deslocamento — Shift registers


c) SIPO (Serial in/Parallel out)





Tipos de registradores de deslocamento – Shift registers

d) PIPO (Parallel in/Parallel out)





Descrição em VHDL de um shift register SIPO de 4 bits

```
library IEEE;
 2
    use IEEE.STD LOGIC 1164.ALL;
 3
   □entity shift reg SIPO is
 5
         Port ( reset : in STD LOGIC;
 6
                clk : in STD LOGIC;
 7
                din : in STD LOGIC;
 8
                saida : out STD LOGIC VECTOR (3 downto 0));
 9
    end shift reg SIPO;
10
   parchitecture Behavioral of shift reg SIPO is
11
12
    signal A : STD LOGIC VECTOR (3 downto 0) := "0000";
13
   □begin
14
         process (clk)
15
         begin
             if rising edge(clk) then
16
                 A <= A(2 downto 0) & din; -- shift left
17
18
             end if;
19
         end process;
         saida <= A;
20
    end Behavioral:
```



Descrição em VHDL de um shift register SIPO de N bits

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
 3
   □entity shift reg SIPO is
 4
         Generic (N: integer := 4); -- numero de estágios
         Port ( reset : in STD LOGIC;
 6
 7
                clk : in STD LOGIC;
8
                din : in STD LOGIC;
9
                saida : out STD LOGIC VECTOR (N-1 downto 0));
10
    end shift reg SIPO;
11
12
   parchitecture Behavioral of shift reg SIPO is
    signal A : STD LOGIC VECTOR (N-1 downto 0) := (others=>'0');
13
14
   □begin
15
        process (clk)
16
        begin
17
             if rising edge(clk) then
                 A <= A(N-2 downto 0) & din; -- shift left
18
19
             end if;
20
        end process;
21
         saida <= A;
2.2.
    end Behavioral;
```



Descrição em VHDL de um shift register SISO de N bits

```
library IEEE;
 2
    use IEEE.STD LOGIC 1164.ALL;
 3
 4
   pentity shift reg SISO is
         Generic (N: integer := 4); -- numero de estágios
 5
         Port ( reset : in STD LOGIC;
 6
 7
                clk : in STD LOGIC;
 8
                     : in STD LOGIC;
                din
 9
                dout : out STD LOGIC);
10
    end shift reg SISO;
11
12
   parchitecture Behavioral of shift reg SISO is
13
     signal A : STD LOGIC VECTOR (N-1 downto 0) := (others=>'0');
14
   □begin
15
         process(clk,reset)
16
         begin
17
             if reset='1' then
18
                 A <= (others=>'0');
19
             elsif rising edge(clk) then
                 A <= din & A(A'left downto 1); -- shift right
20
21
             end if;
22
         end process;
         dout \leq= A(0);
23
                                                               DFF
                                                                          DFF
                                                                                    DFF
                                                                                               DFF
24
    end Behavioral;
                                                     clk
                                                      rst
```



Descrição em VHDL de um shift register PISO de 8 bits

```
⊟entity parallel 8b shift is
26  port (
27
                : in std logic;
                : in std logic;
29
       enable : in std logic;
30
                 : in std logic vector (7 downto 0);
31
                 : out std logic;
         n outq : out std logic
33
    );
34
     end parallel 8b shift;
35
    □architecture behavioral of parallel_8b_shift is
37
     signal s reg : std logic vector(7 downto 0) := (others => '0');
38
   ⊟begin
40
41
     outq <= s reg(7);
42
     n outq \leq not s reg(7);
43
    process (A,clk,enable,reset)
45
     begin
46
         if reset='0' then
47
             s req <= A;
48
         elsif rising edge(clk) then
49
             if enable='1' then
50
                 s req <= s req;
52
                 s reg <= s reg(7 downto 1) & '0';
53
             end if;
54
         end if:
     end process;
56
     end behavioral;
```




Descrição em VHDL de um shift register PIPO de N bits

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
   pentity shift reg SIPO is
 4
 5
         Generic (N: integer := 8); -- numero de estágios
 6
         Port ( clk : in STD LOGIC;
 7
                     : in STD LOGIC VECTOR (N-1 downto 0);
               load : in STD LOGIC;
 8
                din : in STD LOGIC;
 9
10
                Q: buffer STD LOGIC VECTOR (N-1 downto 0));
11
    end shift reg SIPO;
12
13
     architecture Behavioral of shift reg SIPO is
   ⊟begin
14
15
         process
16
         begin
17
             wait until cll'event and clk='1';
18
             if load='1' then 0 <= R;
19
             else
20
                 desloca direita: for i in 0 to N-2 loop
21
                     22
                 end loop;
23
                 Q(N-1) \leq din;
24
         end process;
25
     end Behavioral;
```



Decodificador binário para 7 segmentos em anodo comum





VHDL decodificador binário para 7 segmentos (parte 1)

```
C:\Users\DanielMauricio\Desktop\VBshare\SD2\deco7seg\deco7seg.vhd - Notepad++
Arquivo Editar Localizar Visualizar Formatar Linguagem Configurações Macro Executar Plugins Janela ?
 ] 🔒 🗎 🖺 🥫 🔒 | 🕹 🌓 🖒 | 🗩 C | ## 🦖 | 🤏 🥞 | 👺 1 🔚 1 厓 🗷 💹 🎮 | 💌 🗷 🕩 🕟 🕟 🖟 | 🗯 🧟
📑 exemplo_shift_reg_SIPO_v2.vhd 🗵 📙 exemplo_shift_reg_SIPO_v1.vhd 🗵 📙 exemplo_shift_reg_SISO_v1.vhd 🗵 📙 exemplo_shift_reg_PIPO_v1.vhd 🗵 🗎 deco7seg.vhd 🗵
 20
      library IEEE;
 21
      use IEEE.STD LOGIC 1164.ALL;
      use IEEE.STD LOGIC arith.ALL;
 22
 23
      use IEEE.STD LOGIC unsigned.ALL;
 2.4
     ⊟entity deco7seg is
 25
 26
           Port ( reset : in STD LOGIC;
 27
                   clk : in STD LOGIC;
                  A : in STD LOGIC VECTOR (7 downto 0);
 28
                   anodo out : out STD LOGIC VECTOR (3 downto 0);
 29
                   segmentos : out STD LOGIC VECTOR (7 downto 0));
 30
 31
      end deco7sea;
 32
 33
     parchitecture Behavioral of deco7seq is
 34
      constant preset : std logic vector(18 downto 0):= "10111111010111100001"; -- 128 Hz
 35
      signal count : std logic vector(18 downto 0):= (others=>'0');
 36
      signal control : std logic vector(1 downto 0):= "00";
 37
      signal dig1 : std logic vector (3 downto 0) := "0000";
 38
 39
      signal dig2 : std logic vector (3 downto 0) := "0000";
      signal dig3 : std logic vector (3 downto 0) := "0000";
 40
      signal dig4 : std logic vector (3 downto 0) := "0000";
 41
      signal deco : std logic vector (3 downto 0) := "0000";
 42
 43
     ⊟begin
```



VHDL decodificador binário para 7 segmentos (parte 2)

```
dig1 \leftarrow= A(3 downto 0);
46
         dig2 \le A(7 \text{ downto } 4);
47
         dig3 <= "0000";
48
         dig4 <= "0000";
49
50
51
         process(clk,reset)
52
              variable anodos : std logic vector(4 downto 0) := "11110";
53
         begin
54
              if rising edge(clk) then
55
                  if reset='1' then
56
                       count <= (others=>'0');
57
                       control <= "00";
                       anodos := "11110";
58
59
                  elsif count=preset then
60
                       count <= (others=>'0');
61
                       control <= control+"01";</pre>
62
                       anodos := anodos (3 downto 0) & '1';
                       if anodos="01111" then
63
                           anodos := "11110";
64
65
                       end if:
66
                  else
67
                       count <= count+'1';</pre>
68
                  end if;
69
                  anodo out (3 downto 0) <= anodos (3 downto 0);
70
              end if:
71
         end process;
```



VHDL decodificador binário para 7 segmentos (parte 3)

```
73
         with control select
74
             deco <= dig1 when "00",
                     dig2 when "01",
75
76
                     dig3 when "10",
77
                     dig4 when others;
78
         process (deco)
79
         begin
80
             case deco is
81
                 when "0000" => segmentos <= "11000000"; --0
                 when "0001" => segmentos <= "111111001"; --1
82
                 when "0010" => segmentos <= "10100100"; --2</pre>
83
                 when "0011" => segmentos <= "10110000"; --3
84
                 when "0100" => segmentos <= "10011001"; --4
8.5
                 when "0101" => segmentos <= "10010010"; --5
86
87
                 when "0110" => segmentos <= "10000010"; --6
                 when "0111" => segmentos <= "11111000"; --7
88
                 when "1000" => segmentos <= "10000000"; --8
89
                 when "1001" => segmentos <= "10011000"; --9
90
91
                 when "1010" => segmentos <= "10001000"; --A
92
                 when "1011" => segmentos <= "10000011"; --b
                 when "1100" => segmentos <= "11000110"; --c
93
94
                 when "1101" => segmentos <= "10100001"; --d
95
                 when "1110" => segmentos <= "10000110"; --E
96
                 when others => segmentos <= "10001110"; --F
97
             end case;
98
         end process;
```



Testbench decodificador binário para 7 segmentos (parte 1)

```
□ARCHITECTURE behavior OF tb deco7seg IS
39
40
         -- Component Declaration for the Unit Under Test (UUT)
         COMPONENT deco7seg
41
42
         PORT (
43
              reset : IN std logic;
              clk: IN std logic;
44
              A : IN std logic vector (7 downto 0);
45
              anodo out : OUT std logic vector (3 downto 0);
46
              segmentos : OUT std logic vector(7 downto 0)
47
48
             );
49
         END COMPONENT;
50
        --Inputs
51
        signal reset : std logic := '0';
52
53
        signal clk : std logic := '0';
54
        signal A : std logic vector(7 downto 0) := (others => '0');
55
56
         --Outputs
57
        signal anodo out : std logic vector(3 downto 0);
58
        signal segmentos : std logic vector(7 downto 0);
59
        -- Clock period definitions
60
61
        constant clk period : time := 20 ns;
62
63
     BEGIN
```




Testbench decodificador binário para 7 segmentos (parte 2)

```
-- Instantiate the Unit Under Test (UUT)
65
66
        uut: deco7seg PORT MAP (
67
               reset => reset,
               clk => clk,
68
69
               A \Rightarrow A
70
               anodo out => anodo out,
               segmentos => segmentos
71
72
             );
73
74
        -- Clock process definitions
75
        clk process :process
        begin
76
77
             clk <= '0';
             wait for clk period/2;
78
             clk <= '1';
79
             wait for clk period/2;
80
81
        end process;
82
83
        -- Stimulus process
84
        stim proc: process
85
        begin
86
           reset <= '1'; wait for 100 ns;
87
           reset <= '0'; wait for clk period*10;
88
           A <= "111111000"; wait;
89
        end process;
```



Testbench decodificador binário para 7 segmentos (parte 3)





Atividade: implementar um contador BCD de 8 bits up/down e decodificador para 7 segmentos. O contador deve incrementar ou decrementar a uma frequência de 1 segundo. (Dica: ver página p. 115 livro Volnei Pedroni)

