

## Teoria de Eletrônica Digital 2 - 1/2017

Teste 1 - 09/03/2017

Nome: RESOLUÇÃOMatrícula:      /     

1. **Contadores** - Considerando o contador mostrado na Fig. 1, responda os itens abaixo.







Fig. 1

- Qual é o módulo do contador?
- Esboce o diagrama de tempo e determine a sequência.
- Repita o item **b** considerando que  $Q_0$  está conectado à entrada de clock do FF1.
- Repita o item **b** considerando que ambos os FFs estão conectados ao mesmo sinal de clock.

2. **Registradores de Deslocamento** - Responder o Quiz.


(a) 4 estados  $\rightarrow$  Módulo 4



Para que o contador síncrono execute a sequência 0, 1, 2, 3, 0, ..., é necessário conectar  $Q_0$  em  $J_1$  e  $K_1$ .

## Quiz


1. The shift register that would be used to delay serial data by 4 clock periods is



© 2008 Pearson Education

## Quiz


2. The circuit shown is a
- serial-in/serial-out shift register
  - serial-in/parallel-out shift register
  - parallel-in/serial-out shift register
  - parallel-in/parallel-out shift register



© 2008 Pearson Education

## Quiz

3. If the  $\overline{SHIFT/LOAD}$  line is HIGH, data
- is loaded from  $D_0$ ,  $D_1$ ,  $D_2$  and  $D_3$  immediately
  - is loaded from  $D_0$ ,  $D_1$ ,  $D_2$  and  $D_3$  on the next CLK
  - shifted from left to right on the next CLK
  - shifted from right to left on the next CLK



© 2008 Pearson Education


## Quiz

4. A 4-bit parallel-in/parallel-out shift register will store data for
- 1 clock period
  - 2 clock periods
  - 3 clock periods
  - 4 clock periods

© 2008 Pearson Education

## Quiz

5. The 74HC164 (shown) has two serial inputs. If data is placed on the  $A$  input, the  $B$  input
- could serve as an active LOW enable
  - could serve as an active HIGH enable
  - should be connected to ground
  - should be left open



© 2008 Pearson Education

## Quiz


6. An advantage of a ring counter over a Johnson counter is that the ring counter
- has more possible states for a given number of flip-flops
  - is cleared after each cycle
  - allows only one bit to change at a time
  - is self-decoding

## Quiz

7. A possible sequence for a 4-bit ring counter is
- ... 1111, 1110, 1101 ...
  - ... 0000, 0001, 0010 ...
  - ... 0001, 0011, 0111 ...
  - ... 1000, 0100, 0010 ...


## Quiz

8. The circuit shown is a
- serial-in/parallel-out shift register
  - serial-in/serial-out shift register
  - ring counter
  - Johnson counter



## Quiz

9. Assume serial data is applied to the 8-bit shift register shown. The clock frequency is 20 MHz. The first data bit will show up at the output in
- 50 ns
  - 200 ns
  - 400 ns
  - 800 ns



© 2008 Pearson Education

## Quiz

10. For transmission, data from a UART is sent in
- asynchronous serial form
  - synchronous parallel form
  - can be either of the above
  - none of the above

© 2008 Pearson Education

## Quiz

### Answers:

- |      |       |
|------|-------|
| 1. a | 6. d  |
| 2. c | 7. d  |
| 3. c | 8. d  |
| 4. a | 9. c  |
| 5. b | 10. a |