

2020/2021

2020/2021.

Q1) a) i, 764A₁₆

Binary

7 6 4 A

0111 0110 0100 1010

0111011001001010₂

Octal

0111 0110 0100 1010

0 7 3 1 1 2

73112₈

ii 8945FA6B₁₆

Binary

1000 1001 0100 0101 1111 1010 0110 1011₂

Octal

1000 1001 0100 0101 1111 1010 0110 1011

2 1 1 2 1 3 7 5 1 5 3

21121375153₈

iii 18AF67B₁₆

Binary

0001 1000 1010 1111 0110 0111 1011₂

Octal

0001 1000 1010 1111 0110 0111 1011

0 1 4 2 5 7 3 1 7 3

142573173₈

b) i, 11010101₂ = 213₁₀

ii 11010.110₂ = 26.0001₂

2⁴2³2²2¹2⁰ 2⁻¹2⁻²2⁻³

16 + 8 + 2

0.5 + 0.25

26

= 0.75

26.75₁₀

iii, 010011110.1010₂ = 158.5

0.110
2
0.220
2
0.440
2
0.880
2
1.760
0.760
2
1.520

No.

c) 67.567
 1000011.10010_2

$$\begin{array}{r} 2 \overline{) 67} \\ 2 \overline{) 33-1} \\ 2 \overline{) 16-1} \\ 8 \overline{) 8-0} \\ 2 \overline{) 4-0} \\ 2 \overline{) 2-0} \\ 1-0 \end{array}$$

$$\begin{array}{r} 0.567 \\ 2 \\ \hline 1.134 \\ 0.134 \\ 2 \\ \hline 0.268 \\ 0 \\ 2 \\ \hline 0.536 \\ 0 \\ 2 \\ \hline 1.062 \\ 1 \\ 2 \\ \hline 0.062 \\ 2 \\ \hline 0.124 \\ 0 \end{array}$$

d) i) ~~$-16 + 78$~~
 $16 \overline{) 10000}$
 00010000
 11101111
 $+1$
 $\underline{11110000}$

$$\begin{array}{r} 2 \overline{) 16} \\ 2 \overline{) 8-0} \\ 2 \overline{) 4-0} \\ 2 \overline{) 2-0} \\ 1-0 \end{array}$$

$$\begin{array}{r} 2 \overline{) 78} \\ 2 \overline{) 39-0} \\ 2 \overline{) 19-1} \\ 2 \overline{) 9-1} \\ 2 \overline{) 4-1} \\ 2 \overline{) 2-0} \\ 1-0 \end{array}$$

Sign bit $\Rightarrow 10011110$

Convert into 2's c. 10011110

$$\begin{array}{r} 011000001 \\ +1 \\ \hline 011000010_2 \end{array}$$

d) i) $-16 + 78$
 $16 \overline{) 00010000_2} \Rightarrow 11101111_2$
 Addition.

$$\begin{array}{r} 11101111_2 \\ + 01001110_2 \\ \hline 100111101_2 \end{array}$$

$$\begin{array}{r} 100111101_2 \\ 011000010_2 \end{array}$$

ii) $-90 - 8$
 $9 \overline{) 01011010_2} \Rightarrow 10100101_2$
 $8 \overline{) 1000_2} \Rightarrow 11111111_2$

$$\begin{array}{r} 2 \overline{) 90} \\ 2 \overline{) 45-0} \\ 2 \overline{) 22-1} \\ 2 \overline{) 11-0} \\ 2 \overline{) 5-1} \\ 2 \overline{) 2-1} \\ 1-0 \end{array}$$

$$\begin{array}{r} 2 \overline{) 8} \\ 2 \overline{) 4-0} \\ 2 \overline{) 2-0} \\ 1-0 \end{array}$$

$$\begin{array}{r} 10100101 \\ + 11111111 \\ \hline 100111100_2 \end{array}$$

$$\begin{array}{r} 10011101 \Rightarrow 1's \text{ compl.} \\ 01100010_2 \\ \hline = -98_{10} \end{array}$$

No.

$$\begin{array}{r} 2 \overline{) 13} \\ 6-1 \\ \hline 3-0 \\ \hline 1-1 \end{array}$$

$$\begin{array}{r} 2 \overline{) 26} \\ 13-0 \\ \hline 6-1 \\ \hline 3-0 \\ \hline 1-1 \end{array}$$

Date:/...../.....

d)

ii) $13 - 26$

$$\begin{array}{r} 00001101 \\ - 00011010 \\ \hline 10011 \end{array}$$

$$\begin{array}{r} 00011010_2 \\ 1s' \rightarrow 11100101_2 \\ + \quad \quad 1101_2 \\ \hline 11110010 \\ 00001101_2 = -13_{10} \end{array}$$

No.

$$\begin{array}{r} 2 \mid 23 \\ 2 \mid 11-1 \\ 2 \mid 5-1 \\ 2 \mid 2-1 \\ 1-0 \end{array}$$

$$\begin{array}{r} 2 \mid 7 \\ 2 \mid 3-1 \\ 1-1 \end{array}$$

$$\begin{array}{r} 2 \mid 15 \\ 2 \mid 7-1 \\ 2 \mid 3-1 \\ 1-1 \end{array}$$

$$\begin{array}{r} 2 \mid 10 \\ 2 \mid 5-0 \\ 2 \mid 2-1 \\ 1-0 \end{array}$$

Date:

e) i, 15-7

$$7/00000111_2 \Rightarrow 11111000_2$$

$$\begin{array}{r} 11111000_2 \\ + 1_2 \\ \hline 11111001_2 \\ + 111_2 \\ \hline 100000000 \\ 01111111 \\ + 1 \\ \hline 100000000 \end{array}$$

$$\begin{array}{r} 00001111 \\ - 00000111 \\ \hline 00001000_2 = 8_{10} \end{array}$$

ii) -10+6

$$00001010_2$$

$$11110101$$

+1

$$11110110$$

$$11110110$$

$$+ 0110$$

$$11111100$$

$$00000011$$

+1

$$00000100_2$$

$$= -4_{10}$$

iii) 1-23-7

$$00010111$$

$$11101000$$

+1

$$11101001_2$$

+

$$111$$

$$11110000$$

$$00001111$$

+1

$$00010000_2 = -16_{10}$$

$$00000111$$

$$11111000$$

+1

$$11111001_2$$


$$11101001$$

$$11111001$$

P and T R $(P.T) + (\bar{P}.\bar{R}) + (T.\bar{R})$
 1 and 1 0 1 1
 0 and 0 0 0 0
 1 0 0 0

Date:

Q2) a) i)



ii) Truth table.

P	T	R	(P.T)	($\bar{P}.\bar{R}$)	(T. $\bar{R}$)	Output
0	0	0	0	1	0	1
0	0	1	0	0	0	0
0	1	0	0	1	1	1
0	1	1	0	0	0	0
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	1	0	1	1
1	1	1	1	0	0	1

iii) Output = $(\bar{P}.\bar{T}.\bar{R}) + (\bar{P}.T.\bar{R}) + (P.T.\bar{R}) + (P.T.R)$

iv) $(\bar{P}\bar{T}\bar{R}) + (\bar{P}T\bar{R}) + (P.T.\bar{R}) + (P.T.R)$


$\bar{R}(\bar{P}\bar{T} + \bar{P}T + PT)$

= $\bar{P}\bar{R}(\bar{R} + \bar{T} + T) + PT(\bar{R} + R)$

= $\bar{P}\bar{R}(1) + PT(1)$ [$\bar{A} + A = 1$]

= $\bar{P}\bar{R} + PT$


v)



$$\begin{aligned}
 \text{b) i) } F &= (A+B)(A+\bar{B})(\bar{A}+C) \\
 &= A \cdot ((A+\bar{B})(\bar{A}+C)) + B \cdot (A+\bar{B})(\bar{A}+C) \quad (\text{Distributive}) \\
 &= (A \cdot A + A \cdot \bar{B})(\bar{A}+C) + (A \cdot \bar{B} + B \cdot \bar{B})(\bar{A}+C) \quad (\text{Distributive}) \\
 &= (A + A \cdot \bar{B})(\bar{A}+C) + (A \cdot \bar{B} + 0)(\bar{A}+C) \quad (\text{Distributive}) \\
 &= A\bar{A} + AC + A\bar{A}\bar{B} + A\bar{B}C + A\bar{A}\bar{B} + A\bar{B}C \quad [A \cdot \bar{A} = 0] \\
 &= 0 + AC + 0 + A\bar{B}C + 0 + A\bar{B}C \quad [A + \bar{A} = 1] \\
 &= AC(1 + \bar{B} + B) \quad [A + \bar{A} = 1] \\
 &= AC(1 + 1) \quad [A \cdot 1 = A] \\
 &= 2AC
 \end{aligned}$$

$$\begin{aligned}
 \text{ii) } F &= \bar{A}B + B\bar{C} + BC + A\bar{B}\bar{C} \\
 &= B(\bar{A} + \bar{C} + C) + A\bar{B}\bar{C} \quad (\text{Distributive law}) \\
 &= B(\bar{A} + 1) + A\bar{B}\bar{C} \quad (A + \bar{A} = 1) \\
 &= B(1) + A\bar{B}\bar{C} \quad (A + 1 = 1) \\
 &= B + A\bar{B}\bar{C}
 \end{aligned}$$

Q3) a)



d) Storing data.

They hold the important information that the CPU needs to work with, like numbers of instructions. They can hold data temporarily while CPU is busy doing calculations or processing information.

~~Moving data around.~~

Fast Access Storage.

They are built directly into the chip itself, so the CPU can access them super quickly. These locations store important data and instructions that the CPU needs to work with right away.

Immediate data for ALU

These memory locations hold data that the ALU needs immediately for its calculations, so when the CPU is adding, subtracting, or do any other math, it can grab the numbers it needs from these memory locations right away without waiting for data from elsewhere. This helps the CPU work fast.

i) cache memory.

It's a high speed memory sits between CPU and RAM. It'll temporarily store frequently accessed data and instructions. It'll reduce the time. It act as a buffer between CPU and RAM. and reduce the total execution time of the program.

ii) Main memory.

Primary memory or system memory. Information is accessed randomly instead of sequentially. Access times are much faster. It's a volatile memory. If the computer is turned off, all data contained in RAM is lost. There are several types of RAMs.

Ex:-	EDO RAM	DDR	DDR 3
	SD RAM	DDR 2	DDR 4

iii) secondary memory.

It serves as long-term storage for data. It provides non-volatile storage for documents, programs and multimedia files.

Slower than the primary memory. Expanding the computer's storage capacity.

Ex:- HDD, SSD, optical discs, magnetic tapes, USB flash drives.

Q4)

a) Flynn proposed a classification for computer architecture based on the number of instruction streams and data streams. Flynn uses stream concept for describe a machine structure. A stream means,

Instruction stream
data stream.

b) CISC RISC

Memory to memory operations Register to Register operations.

Emphasis on hardware Emphasis on software.

small code sizes and high cycle per second Large code size and lower cycles per second.

c) It store the memory address of the next instruction to be executed. As the CPU executes each instruction the PC automatically moves to the next instruction memory address. This ensures that instructions are executed in the correct sequence and allows for branching to different parts of the program when needed. The PC guides the CPU through the program's execution process.

d) Shared memory means that multiple parts of a computer system can access the same memory at the same time. This allows different processes or threads to share data and communicate with each other easily.

e) A technique used in advanced microprocessors where the microprocessor begins executing a second instruction before the first has been completed.

f) i) Immediate addressing mode.

The operand is directly specified in the instruction itself. You directly tell the CPU what the data is.

Ex:- ADD 5, where 5 is the data

ii) Direct addressing mode.

You tell the CPU where to find the data.

Ex:- LOAD from memory address 200. The address is directly specified in the instruction.

iii) Indirect addressing mode.

You tell the CPU where to find the address of the data.

Ex:- LOAD from the memory address stored at memory address 300

iv) Indexed addressing mode.

You tell the CPU to find the data by adding an index to a base address.

Ex:- LOAD from memory address X plus 5, where X is a base address stored in a register

2019/2020

2019 / 2020

Q1) a)

i) $87AD_{16}$

I. $1000\ 0111\ 1010\ 1101_2$

II. 103655_8

ii) $9E7A2B_{16}$

I. $1001\ 1110\ 0111\ 1010\ 0010\ 1011_2$

II. 47475053_8

iii) $B64FDE_{16}$

I. $1011\ 0110\ 0100\ 1111\ 1101\ 1110_2$

II. 55447736_8

b) i) $1001101_2 = 77_{10}$

ii) $1010011.101_2 = 63 + 0.625 = 63.625_{10}$

iii) $10101110.1001_2 = 174 + 0.5625 = 174.5625_{10}$

c) 43.167

$$\begin{array}{r} 2 \overline{) 43} \\ 2 \overline{) 21-1} \\ 2 \overline{) 10-1} \\ 2 \overline{) 5-0} \\ 2 \overline{) 2-1} \\ 1-0 \end{array}$$

$$\begin{array}{r} 0.167 \\ \underline{2} \\ 0.334 \\ \underline{2} \\ 0.668 \\ \underline{2} \\ 1.336 \\ \underline{2} \\ 0.672 \\ \underline{2} \\ 1.344 \end{array}$$

$0 \quad 101011.00101_2$

0

0

1

0

1

d) i) $123_{10} = 01111011_2$

ii) $-96_{10} = 01100000_2$

$$\begin{array}{r} + 1 \\ \hline \cancel{01100000} \\ 10011111_2 \\ + 1 \\ \hline 10100000_2 \end{array}$$

$$\begin{array}{r} 2 \overline{) 96} \\ 2 \overline{) 48-0} \\ 2 \overline{) 24-0} \\ 2 \overline{) 12-0} \\ 2 \overline{) 6-0} \\ 2 \overline{) 3-0} \\ 1-1 \end{array}$$

$$\begin{array}{r} 2 \overline{) 123} \\ 2 \overline{) 61-1} \\ 2 \overline{) 30-1} \\ 2 \overline{) 15-0} \\ 2 \overline{) 7-1} \\ 2 \overline{) 3-1} \\ 1-1 \end{array}$$

$$\begin{array}{r} 2 \overline{) 8} \\ 2 \overline{) 4-0} \\ 2 \overline{) 2-0} \\ 1-0 \end{array} \quad \begin{array}{r} 2 \overline{) 5} \\ 2 \overline{) 2-1} \\ 1-0 \end{array} \quad \begin{array}{r} 2 \overline{) 4} \\ 2 \overline{) 2-0} \\ 1-0 \end{array} \quad \begin{array}{r} 2 \overline{) 14} \\ 2 \overline{) 7-0} \\ 2 \overline{) 3-1} \\ 1-1 \end{array} \quad \begin{array}{r} 2 \overline{) 13} \\ 2 \overline{) 6-1} \\ 2 \overline{) 3-0} \\ 1-1 \end{array}$$

e) i) $5 + 4$

$$\begin{array}{r} 00101_2 \\ + 00100_2 \\ \hline 01001_2 \end{array}$$

$$\begin{array}{r} 01110 \\ 10001 \\ + 1 \\ \hline 10010_2 \end{array} \quad \begin{array}{r} 10010 \\ + 00101 \\ \hline 10111_2 \end{array}$$

ii) $13 - 7$

$$\begin{array}{r} 00111 \\ \times 1000 \\ \hline 11001_2 \end{array}$$

$$\begin{array}{r} 01101_2 \\ - 00111_2 \\ \hline 00110_2 \end{array}$$

iv) $-6 - 4$

$$\begin{array}{r} 01000 \\ 10111 \\ + 1 \\ \hline 11000_2 \end{array}$$

$$\begin{array}{r} 11000_2 \\ - 00100_2 \\ \hline 01100_2 \end{array}$$

Q8) a) $F = \bar{A}\bar{B}\bar{C} + ABC + A\bar{B}\bar{C} + \bar{A}BC + ABC$

$$= \bar{B}\bar{C}(\bar{A} + A) + BC(A + \bar{A} + A) \quad [\text{Distributive}]$$

$$= \bar{B}\bar{C}(1) + BC(1) \quad [A + \bar{A} = 1] [A \cdot 1 = A]$$

$$= \bar{B}\bar{C} + BC$$

b) i)

ii) $F_0 = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C} + ABC$

$$F_1 = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}C + ABC$$

$$F_2 = \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC$$


$$\begin{aligned}
 \text{iii) } F_0 &= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C} + ABC \quad [\text{Distributive}] \\
 &= \bar{A}\bar{C}(\bar{B}+B) + AB(\bar{C}+C) + A\bar{B}\bar{C} \quad [\bar{A}+A=1] \\
 &= \bar{A}\bar{C}(1) + AB(1) + A\bar{B}\bar{C} \quad [A \cdot 1 = A] \\
 &= \bar{A}\bar{C} + AB + A\bar{B}\bar{C}
 \end{aligned}$$

$$\begin{aligned}
 F_1 &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}C + ABC \quad [\text{Distributive}] \\
 &= \bar{A}\bar{B}(\bar{C}+C) + BC(\bar{A}+A) + A\bar{B}C \quad [\bar{A}+A=1] \\
 &= \bar{A}\bar{B}(1) + BC(1) + A\bar{B}C \quad [A \cdot 1 = A] \\
 &= \bar{A}\bar{B} + BC + A\bar{B}C \\
 &= \bar{A}\bar{B}
 \end{aligned}$$

$$\begin{aligned}
 F_2 &= \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC \quad [\text{Distributive}] \\
 &= \bar{A}\bar{B}C + AC(\bar{B}+B) + A\bar{C}(\bar{B}+B) \quad [\bar{A}+A=1] \\
 &= \bar{A}\bar{B}C + AC(1) + A\bar{C}(1) \quad [A \cdot 1 = A] \\
 &= \bar{A}\bar{B}C + AC + A\bar{C} \quad [\text{Distributive}] \\
 &= \bar{A}\bar{B}C + A(C+\bar{C}) \quad [\bar{A}+A=1, A \cdot 1 = A] \\
 &= \bar{A}\bar{B}C + A
 \end{aligned}$$

iv)

$$\begin{aligned}
 \bar{A}BA + \bar{A}BA + \bar{A}BA + \bar{A}BA + \bar{A}BA &= 1 \\
 \bar{A}BA + \bar{A}BA + \bar{A}BA + \bar{A}BA + \bar{A}BA &= 1 \\
 \bar{A}BA + \bar{A}BA + \bar{A}BA + \bar{A}BA + \bar{A}BA &= 1
 \end{aligned}$$



Truth table.

CLK	D	Q_n	$\bar{Q}_n$
0	X	No change	
1	0	0	1
1	1	1	0

b) Registers

c) i) Memory Address Register.

It is a special type of Register in a computer's CPU. Its main function is to hold the memory address of the data that the CPU wants to access in the computer's memory. (It holds the address of the data it wants to find in the computer's memory)

ii) PC

iii) Memory Data Register

It is like a temporary storage box in a computer's brain. It holds the actual data that the computer is reading from or writing to the memory. It acts as a bridge between the CPU and the memory.

d) **SISD** : single Instruction single data.

A single data stream is being processed by one instruction stream.

ex: Older generation Computers, mini compu--

SIMD : single Instruction Multiple data

Each instruction is executed on a different set of data by different processors under the supervision of a common control unit.

MISD : Multiple instruction single data.

each processor executes a different sequence of instructions.


Non existent.

MIMD : Multiple instructions multiple data.

It have multiple processing units, each with its own instruction stream and data stream.

e) Main memory directly communicates with CPU and with auxiliary memory through I/O processors.

Cache is used to increase the speed of processing by making current programs and data available to the CPU at a rapid rate.



Q4)
a)

CISC

Memory to memory
operations

Emphasis on hardware

small code sizes and high
cycle per second

RISC

Register to Register
operations

Emphasis on software.

Large code size and lowest
cycles per second.


b) ~~Also~~ Instruction cycle is also known as fetch - decode - execute cycle. It is the fundamental process by which a microprocessor executes instructions. It involves 3 main steps.

Fetch: processor fetches the next instruction from memory.

Ex: let's consider an instruction "ADD R₁, R₂, where R₁, R₂ are registers.

Decode: It interprets the instruction to determine what operation needs to be performed and what data it needs. ex:- (ADD, LOAD, etc...)
"ADD R₁, R₂"

execute: The processor carries out the instruction, performing the specific operation on the data
Eg:- Add R₁, R₂ and Store the results back into reg. R₁



Address bus is a set of wires carries memory addresses from the CPU to ~~other~~ Main memory & I/O devices.

Control bus is a set of wires that carries control signals between different components of the CPU

Data bus is a set of wires that carries the data between CPU and other components

d)

Immediate addressing mode.

The operand is directly specified in the instruction itself. You directly tell the CPU what the data is.

Ex:- ADD 5, where 5 is the data

Direct addressing mode.

You tell the CPU where to find the data.

Ex:- LOAD from memory address 200. The address is directly specified in the instruction.

Indirect addressing mode.

You tell the CPU where to find the address of the data.

Ex:- LOAD from the memory address stored at

memory address 300

e) i) Virtual memory.

It is a method of using computer harddrive to provide extra memory for the computer. When the computer runs out of physical memory (RAM) It uses some space on the hard drive to store less frequently used data temporarily.

ii) shared memory.

Shared memory means that multiple parts of a computer system can access the same memory at the same time. This allows different processes or threads to share data and communicate with each other easily.

iii, Distributed memory.

In distributed memory systems, each processor has its own private memory. Communication between processors happen through message passing.

2018/2019

2018-2019.

$$\begin{array}{r} 2 \overline{) 95} \\ 2 \overline{) 47-1} \\ 2 \overline{) 23-1} \\ 2 \overline{) 11-1} \\ 2 \overline{) 5-1} \\ 2 \overline{) 2-1} \\ \hline 1-0 \end{array}$$

$$\begin{array}{r} 2 \overline{) 15} \\ 2 \overline{) 7-1} \\ 2 \overline{) 3-1} \\ \hline 1-1 \end{array}$$

Q1) a) i) A C 5 B 4

$$\begin{array}{ccccccc} 10 & 10 & 11 & 00 & 01 & 01 & 10 & 11 & 01 & 00 \\ 2 & 5 & 4 & 2 & 6 & 6 & 4 & & & \end{array}_2$$

$$2 \ 5 \ 4 \ 2 \ 6 \ 6 \ 4$$

$$8^6 \ 8^5 \ 8^4 \ 8^3 \ 8^2 \ 8^1 \ 8^0$$

$$= (262144 \times 2) + (32768 \times 5) + (4096 \times 4) + (512 \times 2) + (64 \times 6) + (8 \times 6) + (1 \times 4)$$

$$= 524288 + 163840 + 16384 + 1024 + 384 + 48 + 4$$

$$= 705972.$$

ii) 6 C 8 D A

$$\begin{array}{ccccccc} 0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 1 \\ 1 & 5 & 4 & 4 & 3 & 3 & 2 & & & & & & & & & \end{array}_2$$

$$1 \ 5 \ 4 \ 4 \ 3 \ 3 \ 2$$

$$8^6 \ 8^5 \ 8^4 \ 8^3 \ 8^2 \ 8^1 \ 8^0$$

$$= (262144 \times 1) + (32768 \times 5) + (4096 \times 4) + (512 \times 4) + (64 \times 3) + (8 \times 3) + (1 \times 2)$$

$$= 262144 + 163840 + 16384 + 2048 + 192 + 24 + 2$$

$$= 444634.$$

b) i) -95 + 15

$$01011111$$

$$10100000$$

+1

$$\hline 10100001$$

$$10100001$$

$$+ \quad 1111$$

$$\hline 10110000$$

$$01001111$$

+1

$$\hline 01010000_2$$

$$ii) -82 + 46$$

$$01010010$$

$$10101101$$

+1

$$10101110_2$$

+

$$101110$$

$$11011100_2$$

$$+ (00100011)$$

+1

$$00100100_2$$

$$\begin{array}{r} 2 \mid 62 \\ 2 \mid 41-0 \\ 2 \mid 20-1 \\ 2 \mid 10-0 \\ 2 \mid 5-0 \\ 2 \mid 2-1 \\ 2 \mid 1-0 \end{array}$$

$$\begin{array}{r} 2 \mid 46 \\ 2 \mid 23-0 \\ 2 \mid 11-1 \\ 2 \mid 5-1 \\ 2 \mid 2-1 \\ 2 \mid 1-0 \end{array}$$

$$\begin{array}{r} 2 \mid 122 \\ 2 \mid 61-0 \\ 2 \mid 30-1 \\ 2 \mid 15-0 \\ 2 \mid 7-1 \\ 2 \mid 3-1 \\ 2 \mid 1-1 \end{array}$$

$$iii) -122 - 22$$

$$01111010$$

$$10000101$$

+1

$$10000110$$

$$10110$$

$$01110000$$

$$10001111$$

+1

$$10010000_2$$

$$c) 789 = 011110001001_2$$

$$12483 = 0001001001001000.0011_2$$

d) It has a limited character set (128 chars)

Doesn't encode many symbols.

Doesn't coded for other languages.

$$e) i) 0.1011_2 = 0 + 0.5 + 0.1875$$

$$= 0.6875_{10}$$

$$ii) 1111.01001 = 15 + 0.28125$$

$$= 15.28125_{10}$$

$$10000101$$

$$1111$$

$$00001101$$

$$11110010$$

$$11$$

$$00001010$$

$$1111010$$

$$00000101$$

$$11$$

$$10000101$$

Q2)

- a) A combinational circuit is a digital circuit that gives an output based only on its current inputs, That gives you an answer right away without remembering past operations.


Characteristics

- input-dependent output - Output solely determined by its inputs.
- No memory - It doesn't remember past input or outputs, each output depend on curr. Input
- Logic gates - It's build using logic gates
- No feedback loops - There are no loops in the circuit when the output feeds back into the input.
- Fast operation - Since it doesn't have memory, It can process inputs quickly.

b)

$$X = (\bar{A} \cdot B) \cdot (\bar{A} \cdot \bar{C}) + (B \cdot C)$$

c)



(F)

d) i)

A	B	C	G ₁	G ₂	G ₃	G ₄	G ₅	G ₆	G ₇	G ₈	G ₉
0	0	0	1	0	0	0	1	0	0	1	1
0	0	1	1	0	0	0	1	0	0	1	0
0	1	0	1	0	1	0	1	0	0	1	1
0	1	1	1	1	1	0	1	1	1	1	0
1	0	0	0	0	1	0	1	0	0	0	1
1	0	1	0	0	1	0	1	1	1	1	0
1	1	0	0	0	1	1	0	0	0	0	1
1	1	1	0	0	1	0	1	1	1	1	0

No:.....

Date:...../...../.....

d) ii, ~~$(\overline{A \cdot B \cdot \bar{C}}) + ((A+B) \cdot C) \cdot C + (\bar{A} \cdot B \cdot C)$~~

$$F = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C + ABC$$

$$= \bar{A}\bar{B}(\bar{C}+C) + BC(\bar{A}+A) + A\bar{B}(\bar{C}+C) + \bar{A}B\bar{C}$$

$$= \bar{A}\bar{B}(1) + BC(1) + A\bar{B}(1) + \bar{A}B\bar{C}$$

$$= \bar{A}\bar{B} + BC + A\bar{B} + \bar{A}B\bar{C}$$

$$= \bar{B}(\bar{A}+A) + BC + \bar{A}B\bar{C}$$

$$= \bar{B} + BC + \bar{A}B\bar{C}$$

Qb) a)

LOAD 658

LOAD 1200

LOAD 789

MULT 690

DIV 101

ADD 1111

STORE 789

STORE 1111

STORE 65

b) the little endian system,
is a method of storing multiple data types in
computer memory.

c)

CISC

Memory to memory
operations

Emphasis on hardware

small code sizes and high
cycle per second

RISC

Register to Register
operations.

Emphasis on software.

Large code size and low
cycles per second.

d) **simplicity** : Single-core processors are easier to design and program because there's only one core to manage.

compatibility : Some older software works better on single-core processors since it isn't optimized for multicore systems.

Power efficiency : For tasks that don't benefit from multiple cores, single-core processors can be more power-efficient, because they consume less energy.

specialized Applications : In certain specialized applications where parallel processing isn't necessary or practical, such as embedded systems or simple electronic devices, s-c-p might be more than sufficient to handle the workload.

e)

Instruction Fetch

→ Obtain instruction from program storage

Instruction decode

→ Determine required actions and instruction size.

Operand fetch

→ Locate and obtain operand data

Execute

→ Compute result value and status

Writeback results

→ Deposit results in storage for later use

Q4)

SSD

HDD

store data using flash memory chips, with no moving parts

store data on magnetic disks that spin at high speed.

Faster than HDD. due to their lack of mechanical components

slower than SSD. due to the mechanical nature of their operation

durable. because they're not susceptible to damage from physical shock or vibration.

more prone to damage from physical shocks & vibration.

consume less power

consume more power

SSD

Advantages

- speed — faster and high performance.
- more resistant to physical shock or damages.
- consume less power, leading to longer battery.
- No noise during operation.

Disadvantages.

- typically more expensive.
- have limited number of write cycles
- data recovery can be more challenging

b) i, Register indirect addressing


Using a register to find where data is stored in memory instead of directly saying where to look.

i) Immediate addressing mode.

The operand is directly specified in the instruction itself. You directly tell the CPU what the data is.

ex: `ADD 5`, where 5 is the data

Date:.....



Von-Neuman Architecture.

- based on the stored-program computer concept
- instruction data, program data are stored in the same memory.
- Uses a single processor
- Use One memory for both instruction and data.
- following the fetch - decode - execute cycle
 - fetch - get the instructions from the main memory
 - decode - figure out what it means.
 - execute - do whatever the instruction say.

d) i) The data that'll placed MAR will be the address from the PC.

$\therefore$ 10010

ii) The data placed in MDR will be the content of the memory address 10010,

$\therefore$ 11110001

e) Instruction data, program data are stored in the same memory. It can be define as stored memory concept.

2017/2018

2017-2018

21) a) i) $BC79DE_{16}$ $1011\ 1100\ 0111\ 1001\ 1101\ 1110_2$ 57074736_8 $BC79DE$

$$= (11 \times 16^5) + (12 \times 16^4) + (7 \times 16^3) + (9 \times 16^2) + (13 \times 16^1) + (14 \times 1)$$

$$= (11 \times 1048576) + (12 \times 65536) + (7 \times 4096) + (9 \times 256) + (13 \times 16) + (14 \times 1)$$

$$= 11534334_{10}$$

ii) $16CDA_{16}$ $0001\ 0110\ 1100\ 1101\ 1010_2$ 266332_8 $16CDA_{16}$

$$= (1 \times 16^4) + (6 \times 16^3) + (12 \times \cancel{256}^{16^2}) + (13 \times 16^1) + (10 \times 1)$$

$$= (1 \times 65536) + (6 \times 4096) + (12 \times 256) + (13 \times 16) + (10 \times 1)$$

$$= 65536 + 24576 + 3072 + 208 + 10$$

$$= 93502_{10}$$

b) i) $-85 + 11$ $85/ \quad 01010101$ 10101010 $+1$ 10101011 $+ \quad 1011$ 10110110 01001001 $+1$ 01001010_2 -74 ii) $-72 + 15$ $72/ \quad 01001000$ 10110111 $+1$ 10111000 11000111 00111000 $+1$ 00111001_2 $= -67_{10}$

iii)

-100 - 17.

100/ 01100100

10011011

+1

10011100

-

10001

10001011

01110100

+1

1110101₂= -117₁₀

c)

i) 357 = 001101010111₂ii) 8579 = 1000010101111001₂

d) character range

ASCII uses 7 bit range to encode just 128 distinct characters. Unicode covers more 140000 characters.

space efficiency

ASCII - each character represented by 7 bit.

Unicode - uses 2 bytes for each character

language support.

ASCII primarily supports the english language and doesn't cover other language.

e) i) 110.1011₂ = 0 + 0.5 + 0.18751100011 = 0.6875₁₀ii) 1101.0111₂ = 13 + 0.25 + 0.125 + 0.0625= 13.4375₁₀

Q2)

a)

	D	C	B	A	div ₃	div ₆	div ₁₃	div ₁₄	F
0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
2	0	0	1	0	0	0	0	0	0
3	0	0	1	1	1	0	0	0	1
4	0	1	0	0	0	0	0	0	0
5	0	1	0	1	0	0	0	0	0
6	0	1	1	0	1	0	0	0	1
7	0	1	1	1	0	0	0	0	0
8	1	0	0	0	0	1	0	0	1
9	1	0	0	1	1	0	0	0	1
10	1	0	1	0	0	0	0	0	0
11	1	0	1	1	0	0	0	0	0
12	1	1	0	0	1	0	0	0	1
13	1	1	0	1	0	0	1	0	1
14	1	1	1	0	0	0	0	1	1
15	1	1	1	1	1	0	0	0	1

No: _____

Date: ____/____/____

b) $F = \bar{D}\bar{C}BA + \bar{D}CB\bar{A} + D\bar{C}\bar{B}\bar{A} + D\bar{C}BA + D\bar{C}\bar{B}A + D\bar{C}B\bar{A} + D\bar{C}BA + DCB\bar{A} + DCBA$

c)

CD	$\bar{C}\bar{D}$ 00	$\bar{C}D$ 01	CD 11	$C\bar{D}$ 10
$\bar{A}\bar{B}$ 00	0 0	1 1	1 3	0 2
$\bar{A}B$ 01	0 4	0 5	1 7	1 6
AB 11	1 12	0 13	1 15	0 14
$A\bar{B}$ 10	0 8	1 9	1 11	0 10

$$CD + \bar{A}\bar{B}D + \bar{A}BC + A\bar{B}D + AB\bar{C}\bar{D}$$

Q3) a) Improving architecture.

Enhancements to processor architecture optimize the way instructions are executed, improving efficiency and speed.

Adding more cores.

Instead of one core faster, manufacturers are putting multiple cores on a single chip. This lets the processor handle many tasks at once, which is great for multitasking.

Improving cache memory efficiency

Cache memory stores frequently used data and instructions close to the processor, so it doesn't have to wait for slower main memory. Manufacturers are making this storage area bigger and smarter to speed up data access.

Utilizing Advanced Manufacturing Techniques.

Manufacturers are using better techniques to make processors smaller and more efficient (fit more transistor on a chip, etc...)

cache memory.

- b) It's a high speed memory sits between CPU and RAM. It'll temporarily store frequently accessed data and instructions. It'll reduce the time. It act as a buffer between CPU and RAM. and reduce the total execution time of the program.

c) The hit ratio is 90%. therefore, for 0.9 of accesses are to cache and 0.1 of accesses are to DRAM.

The average access time is cache access + DRAM

$$\text{access} = 50 \text{ ns} \times 0.1 + 5 \text{ ns} \times 0.9$$

$$= 5 + 4.5$$

$$= 9.5 \text{ ns}$$

The average access time without cache is

$$= 1.0 \times 50 \text{ ns}$$

(Main memory access time)

$$= 50 \text{ ns}$$

The speedup ratio is access time without cache

divide by access time with cache

$$= 50 \text{ ns} / 9.5 \text{ ns}$$

$$= 5.26.$$

d) Program counter

It store the memory address of the next instruction to be executed. As the CPU executes each instruction, the PC automatically moves to the next instruction's memory address. This ensures that instructions are executed in the correct sequence and allows for branching to different parts of the program when needed. The PC guides the CPU through the program's execution process.

e) i) Virtual memory.

It is a method of using computer hard drive to provide extra memory for the computer. When the computer runs out of physical memory (RAM) It uses some spaces on the hard drive to store less frequency used data temporarily.

iii, the interrupt

The interrupts are signals that generated by hardware or software, ^{and need immediate attention.} It'll tell the CPU to stop what it's doing and pay attention to something else. when an interrupt happens, the CPU pause its current task,

No. Date: .../.../...

deals with the interrupt, and then goes back to what it was doing. This helps handle things like input/output operations, time events, or errors without wasting CPU time constantly checking for them.

i) ROM.

ROM is used for storing programs that are permanently resident in the computer. and for tables of constants that do not change in value once the production of the computer is completed.

ii) Instruction set architecture.

It refers to the set of commands or instructions that a processor understands and can execute. It defines the operations that a processor can perform, the formats of instructions ~~to be~~, and the way in which instructions are executed.

iii) Pipelining

It is a technique used in computer processors to overlap the execution of multiple instructions. It breaks down the execution of instruction into several stages, allowing different stages of different instructions to be executed concurrently. This improves overall throughput and performance of the processor.

iv) Parallel Processing.

It involves the simultaneous execution of multiple tasks or instructions by multiple processing units. This can be achieved using multiple processors or cores within a single processor. This enable faster

No:

Date:/...../.....

execution by dividing tasks into smaller parts and processing them concurrently.

✓ L1 cache.

small but fast cache, located with the CPU core itself. It is used to store frequently accessed instructions and data for quick access by the processor.

No:

Date:

b)

Instruction Fetch

→ Obtain instruction from program storage

Instruction decode

→ Determine required actions and instruction size.

Operand fetch

→ Locate and obtain operand data


Execute

→ Compute result value and status

Writeback results.

→ Deposit results in storage for later use

c)



d) Instruction data, program data are stored in the same memory. It can be define as stored memory concept.

CISC.

Memory to memory
operations

Emphasis on hardware

small code sizes and high
cycle per second

RISC

Register to Register
operations.

Emphasis on software.

Large code size and lower
cycles per second.

2016 / 2017

20 2016 - 2017

Q1) i) a) $FD7316_{16}$ $111111010111001100010110_2$ ii) 75.5316_{16} $01110101 + .0101001100010110_2$ b) 34.625_{10}

$$\begin{array}{r} 34 \\ 2 \overline{) 17-0} \\ 8 \overline{) 5-1} \\ 4 \overline{) 4-0} \\ 2 \overline{) 2-0} \\ 1-0 \end{array}$$

$$\begin{array}{r} 0.625 \\ 2 \overline{) 1.250} \\ 2 \overline{) 0.500} \\ 2 \overline{) 1.000} \end{array} \quad \begin{array}{l} 1 \\ 0 \\ 1 \end{array}$$

Binary

 100010.101_2 Octal. 42.5_8 Hexadecimal $34.625 = 22.A_{16}$

a) a) Sign - Magnitude Representation

One's complement representation

Two's complement representation

b) ~~A-B~~ $54 / 00110110_2$ $77 / 01001101_2$

$$\begin{array}{r} 10110010 \\ +1 \\ \hline \end{array}$$
 10110011_2

A-B

 $54 - (-77)$ 00110110 $+ 10110011$

$$\begin{array}{r} 10000011 \\ - 10000011 \\ \hline 11101001_2 \end{array}$$

Overflow,

result exceeded the range.

c)


- 3) a. False b. True c. False d. True e. False

Q8) 1)

AB \ CD	00	01	11	10
00	1		1	1
01			1	
11				
10	1			


$$F = \bar{A} \cdot \bar{B} + A \bar{C} \bar{D} + A B \bar{C} D.$$

✎ logic circuit



2)

cin	a	b	sum	cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



Q3) a)

ALU

ALU performs required micro-operations for executing the instructions. In simple words, ALU allows arithmetic (add, subtract, etc...) and logic operations (AND, OR, NOT, etc...) to be carried out.

Control Unit.

Control unit of the computer system controls the operations of components like ALU, Memory and Input, Output devices.

- * The control unit consists of a program counter (PC) that contains the address of the instruction to be fetched and instruction register (IR) into which instructions are fetched from memory for execution.

No: _____

Date: ____/____/____

Memory Unit.

A Memory unit is a collection of storage cells together with associated circuits needed to transfer information in and out of the storage.

The memory stores binary information in group of bits calls "words".

The internal structure of a memory unit is specified by the number of words it contains and the nu. of bits in each words.

RAM (Random Access Memory)

ROM (Read Only Memory).


Registers

Registers refer to high speed storage areas in the CPU.

the data processed by the CPU are fetched from the registers

Q8) 1)

b) Input devices



Input devices : Allow user to input data

Control unit : Manages instructions and data flow

ALU : perform arithmetic and logical operations

Register & cache : Temporarily store data and instructions currently being used for fast access

Main Memory : Holds data and instructions currently being used.

Output devices : Display processed information

a) Computer architecture is like the blueprint or design of a computer system, focusing on its structure and how different parts work together logically.

Computer Organization deals with the actual physical implementation and operation of those parts. Architecture is about design concept, while Organization is about practical details.



Input	Output	Control	Memory	ALU
0	0	0	0	0
0	1	1	0	0
0	1	0	1	0
1	0	1	0	1
1	0	0	1	1
1	1	0	0	1
1	1	1	1	1

SISD : single Instruction single data.

A single data stream is being processed by one instruction stream.

ex: Older generation Computers, mini compu--

SIMD : single Instruction Multiple data

Each instruction is executed on a different set of data by different processors under the supervision of a common control unit.

MISD : Multiple instruction single data.

each processor executes a different sequence of instructions.

Non existent.

MIMD : Multiple instructions multiple data.

It have multiple processing units, each with its own instruction stream and data stream.

Instruction set architecture.

It refers to the set of commands or instructions that a processor understands and can execute. It defines the operations that a processor can perform, the formats of instructions ~~to be~~, and the way in which instructions are executed.

Immediate addressing mode.

The operand is directly specified in the instruction itself. You directly tell the CPU what the data is.

Ex:- ADD 5, where 5 is the data

Direct addressing mode.

You tell the CPU where to find the data.

Ex:- LOAD from memory address 200. The address is directly specified in the instruction.

Indirect addressing mode.

You tell the CPU where to find the address of the data.

Ex:- LOAD From the memory address stored at memory address 300

Pipelining

It is a technique used in computer processors to overlap the execution of multiple instructions. It breaks down the execution of instruction into several stages, allowing different stages of different instructions to be executed concurrently. This improves overall throughput and performance of the processor.

CISC

Memory to memory
operations

Emphasis on hardware

small code sizes and high
cycle per second

RISC

Register to Register
operations.

Emphasis on software.

Large code size and lowest
cycles per second.

Shared memory

- multiple processors / processing units share access to a single, global memory space.
- All processors can read from and write to the same memory locations, allowing for easy sharing of data.

- Communication between processors occurs implicitly through memory access, and synchronization is typically achieved using locks or other mechanisms.

Ex:- Multicore processors, where multiple CPU cores share access to the same physical memory.

distributed memory.

- Each processing unit has its own separate memory space

- Processors communicate by explicitly sending messages to each other over a network, as they can't directly access each other's memory.

Date: ____/____/____

- Communication is managed through message passing libraries or protocols like MPI (Message Passing Interface)

- Ex:- Cluster computing system where each node in the cluster has its own memory and communicates with other nodes via a network.