### **COMPEX ENGINEERING ACTIVITY**

# <u>CS\_431 DIGITAL SYSTEM DESIGN</u> <u>LAB SESSION 14</u>

### **DESIGN PROJECT**

### SUBMITTED TO: MISS SYEDA RAMISH FATIMA

### **SUBMITTED BY:**

CS\_18068 MAHAM ZAKI CS\_18114 AFNAN BAIG

CS 18139 MUHAMMAD ZAIN-UL-ABDIN SIDDIQUI


### PROBLEM STATEMENT

Design a digital system incorporating FPGA-based realization for a temperature sensor data-based intensity control and color-code using tri-color LED's. Intensity control shall be designed using Pulse Width Modulation (PWM) technique. You are required to take temperature sensor data as an input and incorporate Pulse Width Modulation (PWM) technique to control the intensity level of tri-color LED (along with color coding) for different levels of temperature sensor data. The temperature sensor requires serial communication (I2C protocol) to access its data. The system shall also display the temperature in Celsius or Fahrenheit or both on the time-multiplexed seven segment displays interfaced with FPGA on the FPGA board. Alternatively, you can display the temperature on a monitor interfaced with FPGA through VGA port available on the board. You will be required to exhibit simulation of pulse width modulation as well. Maintain a hierarchical structure of your design with separate modules for different functionalities. Your design should be robust enough to handle any temperature level. The design can be enhanced as per the vision of the design team, however, keeping the basic functionality and requirements in perspective.

### **METHODOLOGY**

The system we design is sensing the temperature and showing the temperature in celsius on 7 segment delays, moreover for different ranges of temperature we did color coding for instance for temperature between 0 to 20 celsius cyan color should be display on RGB LED.Another functionality that has been added to system is intensity control, for an range of temperature for example 40 to 60 the green color rgb should be glow but the intensity of green color light for 40 celsius should be far less than intensity of 60 celsius temperature.

First of all, we uses the temperature sensor "ADT7420" on "Nexys A7" to sense the temperature ,this module onFPGA sense the temperature using I2C protocol. The ADT7420 chip acts as a slave device using the industry standard I2C communication scheme. To communicate with ADT7420 chip, the I2C master must specify a slave address (0x4B) and a flag indicating whether the communication is a read (1) or a write (0). Once specifications are made for communication, a data transfer takes place. The interface between the temperature sensor and FPGA is shown as



Secondly we display the temperature on our 7 segment displays, in total we have used 5 7-segment displays. 1st 7-segment is used for displaying the sign of the temperature, next 2 7-segment are used to display the 2 digit temperature, and last 2 7-segment are used to display " " and "C" to indicate degree celsius.Our 7-segment are common anode so to glow an 7-segment we provide an "0" or active low logic.

As we want to continuously display our temperature on 7-segment display which is only possible by toggling this on a very fast speed so that human eye can't perceive it as toggling rather as continuous display. For this purpose we created an module "counter" and use this counter bits to continuously glow 7-segments.

Next came the logic of what should be display on 7-segments, so for fourth and fifth LED it is constant which is "'" and "C" to indicate degree celsius. The first led is to indicate the sign of temperature and next 2 leds display depend on the temperature that is being sensed.

After this we color coded our temperatures for instance if the temperature is above 80 degree the red color should glow and if temperature is between 40 to 60 degree celsius the green color should glow.this work has been done by providing different color combinations to "R", "G", "B" outputs.

Next and the last thing is intensity control which is achieved by Pulse Width Modulation.we use PWM to control intently of our RGB Led for example 40 to 60 the green color rgb should be glow but the intensity of green color light for 40 celsius should be far less then intensity of 60 celsius temperature. Our PWM module based on "duty\_cycle" input generate an output signal PWM\_out which is only high for given duty\_cycle and low other wise. This system is also been implemented to FPGA:

### Introduction:

#### • About FPGA?

A field-programmable gate array (FPGA) is an integrated circuit (IC) that can be programmed in the field after manufacture. FPGAs are similar in principle to, but hav vastly wider potential application than, programmable read-only memory (PROM) chips. FPGAs are used by engineers in the design of specialized ICs that can later be produced hard-wired in large quantities for distribution to computer manufacturers and end users. Ultimately, FPGAs might allow computer users to tailor microprocessors to meet their own individual needs.

#### • PULSE WIDTH MODULATION (PWM):

Pulse-width modulation (PWM), or pulse-duration modulation (PDM), is a modulation technique used to encode a message into a pulsing signal. It is achieved by changing the width of the signal & keeping the time period or frequency same.


Pulse width modulation (PWM) is a technique for controlling analog circuits with digital outputs. PWM is employed in a wide variety of applications, ranging from measurement and communications to power control and conversion.

Pulse Width Modulation (PWM) uses digital signals to control power applications, as well as being fairly easy to convert back to analog with a minimum of hardware. Analog systems, such as linear power supplies, tend to generate a lot of heat since they are basically variable resistors carrying a lot of current. Digital

systems don't generally generate as much heat. Almost all the heat generated by a switching device is during the transition (which is done quickly), while the device is neither on nor off, but in between. This is because power follows the following formula:

One of the parameters of any square wave is duty cycle. Most square waves are 50%, this is the norm when discussing them, but they don't have to be symmetrical.

The ON time can be varied completely between signal being off to being fully on, 0% to 100%, and all ranges between. Fig is giving a detailed working picture of PWM



#### • APPLICATIONS OF PWM:

We can control the brightness of an LED by adjusting the duty cycle. With an RGB (red green blue) LED, you can control how much of each of the three colors you want in the mix of color by dimming them with various amounts

### **Modules Used::**

There are a total of three modules used in this project. Which are divided as:

#### • <u>Top module "DSD CEP":</u>

This is the main module carrying all the functionalities and all other modules are instantiating in it.

#### • <u>"PWM" module:</u>


Tis module is used to generate pulse width modulation to control the intensity of RGB LED.

#### Counter module:


Counter module is used to control the toggling of a 7 segment display such that it display continuous output on 7-segments.

### **RESOURCE UTILIZATION:**

Resource utilization is the count of hardware components are used for the system. The hardware may be consist of flip flops, lookup tables, muxes,IOB etc.for example in our project we use 58LUT out of 63400 which is 0.09% LUT usage. the complete resource utilization chart for our system is:




### **MODULES BLOCK DIAGRAM:**




### **OPTIMIZATION:**

The optimization in our code is that it can handle a range of temperatures which are negative .Also we display our temperatures in proper celsius format for better readability and understanding.





### **VERILOG SOURCE CODE:**

```
module counter(input clk,input reset,output reg [18:0] count_out);
                                                                                                           23 
module PWM(input clk,input [7:0] duty_cycle,output PWM_out );
                                                                                                            24
                                                                                                                       reg [7:0] pwm_counter=0;
always@(posedge clk or posedge reset)
                                                                                                            25 🖯 always@(posedge clk)
begin
                                                                                                            26 🖯 begin
if (reset)
                                                                                                            27 E
                                                                                                                          if (pwm counter >= 100)
count out <= 0;
                                                                                                            28
                                                                                                                                pwm_counter <= 0;
else
                                                                                                            29
count out=count out+1;
                                                                                                            30 🖨
                                                                                                                                pwm_counter <= pwm_counter + 1;
                                                                                                            31
end
                                                                                                            32 🗎 end
endmodule
                                                                                                            33
                                                                                                                   assign PWM out = pwm counter < duty cycle ? 1 : 0;
                                                                                                            34 @ endmodule
                                                                                                      Top module is:
                                                                                                                × PWM.v × DSD_CEP_cons.xdc ×
                                                                                               dsd CEP.v
                         × PWM.v × DSD_CEP_cons.xd
dsd CEP.v
                                                                                                C:/Users/student.CISCPL129/Documents/DSD_CEP/DSD_CEP.srcs/sources_1/new/dsd_CEF
 C:/Users/student.CISCPL129/Documents/DSD_CEP/[
                                                                                                Q 🕍 🛧 🥕 🐰 🗉 🗈 🗙 // 💷 🔉
 0
           ■ ★ ★ & ■ \ \ \ \
                                                                                                             counter S1 (clk, reset, count_out);
  23 module dsd CEP(input clk.
                                                                                                            PWM P1(.clk(clk),.duty_cycle(duty_cycle) ,.PWM_out(Pwm_out));
                       input reset,
                                                                                                48
                                                                                                         // to select which 7 segment
                       input[8:0]swl
  25
                                                                                                50 E
                                                                                                               always@(posedge clk)
                       output reg [7:0] SSEG_CA,
output reg [7:0] SSEG_AN,
                                                                                                51 🖨
                                                                                                               begin
                                                                                                               case({count_out[18],count_out[17],count_out[16]})
                       output reg R,
                                                                                                               3'b000: begin
SSEG_AN<=8'b11111110;
                                                                                                53 (
   30
                       output reg G,
                                                                                                54
                       output reg B
                                                                                                               seg<=fifth;
                                                                                                56 A
                                                                                                               end
                                                                                                57 €
                                                                                                               3'b001: begin
   34
                       wire [18:0] count_out;
                                                                                                58
                                                                                                               SSEG_AN <= 8 'b111111101;
                       reg [7:0] duty_cycle;
   36
                       wire
                                Pwm
                                         out:
                                                                                                59
                                                                                                               seg<=fourth:
                       reg [3:0] seg;
                                                                                                60 0
                                                                                                               end
   38
                       rea
                               [3:0] first:
                                                                                                61 🗑
                                                                                                               3'b010: begin
                                                                                                               SSEG AN<=8'b11111011:
                                                                                                62
   40
                       req
                               [3:0]
                                            third;
                                                                                                63
                                                                                                               seg<=third;
                       reg
                                [3:0]
                                                                                                64 🖨
   42
                       reg
                                [3:0]
                                            fifth;
                                                                                                               3'b011: begin
                                                                                                65 E
                                [7:0]
                                           number;
                                                                                                66
                                                                                                               SSEG_AN<=8'b11110111;
                       reg sign;
                                                                                                               seg<=second;//
   45
                                                                                                68 A
                                                                                                               end
                                                                                                                                                                  isd_CEP.v x PWM.v x DSD_CEP_cons.xdc x
                                                                                  × PWM.v × DSD_CEP_cons.xdc ×
                                                                   dsd CEP.v
 dsd_CEP.v × PWM.v × DSD_CEP_cons.xdc ×
                                                                    C://Users/student.CISCPL129/Documents/DSD_CEP/DSD_CEP.srcs/sources_1/new/dsd_CfC/Users/student.CISCPL129/Documents/DSD_CEP/DSD_CEP.srcs/sources_1/new/dsd_CfC/Users/student.CISCPL129/Documents/DSD_CEP/DSD_CEP.srcs/sources_1/new/dsd_CfC/Users/student.CISCPL129/Documents/DSD_CEP/DSD_CEP.srcs/sources_1/new/dsd_CfC/Users/student.CISCPL129/Documents/DSD_CEP/DSD_CEP.srcs/sources_1/new/dsd_CfC/Users/student.CISCPL129/Documents/DSD_CEP/DSD_CEP.srcs/sources_1/new/dsd_CfC/Users/student.CISCPL129/Documents/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DSD_CEP/DS
 C:/Users/student.CISCPL129/Documents/DSD_CEP/DSD_CE
                                                                    Q 🔡 🛧 🥕 🔏 🖺 🗈 🗙 // 🖩 🔉
                                                                                                                                                                  Q 🕍 \land 🤌 🐰 🖺 🛍 🗶 // 🎟 🔉
 Q 🕍 🛧 🥕 🐰 🖺 🛍 🗶 // 🎟
                                                                                       4'b1110: SSEG_CA <= 8'b111111111;//third
                                                                                                                                                                  116
                                                                                                                                                                                 8'b00001101: begin second=4'b0001; third=4'b0011; end
  68 🖒
                                                                                      4'b1111: SSEG CA <= 8'b10111111;//third
                                                                                                                                                                                 8'b00001110: begin second=4'b0001: third=4'b0100: end
               end
               3'bl00: begin
  69 ⊝
                                                                                                                                                                                 8'b00001111: begin second=4'b0001; third=4'b0101; end
  70
               SSEG_AN <= 8'b11101111;
                                                                                      4'b1010: SSEG CA <= 8'b111111101;//degree
                                                                                                                                                                 119
                                                                                                                                                                                 8'b00010000: begin second=4'b0001; third=4'b0110; end
                                                                                      4'b1011: SSEG_CA <= 8'b11000110;//C
  71
               seg<=first;//-
                                                                                                                                                                                 8'b00010001: begin second=4'b0001; third=4'b0111; end
  72 🖨
                                                                     97 🖨
                                                                                      endcase
                                                                                                                                                                                 8'b00010010: begin second=4'b0001; third=4'b1000; end
               end
                                                                                                                                                                 121
  73 🖨
               endcase
                                                                                                                                                                                 8'b00010011: begin second=4'b0001; third=4'b1001; end
                                                                                       //this case is for selecting what to display in the deci<sub>123</sub>
  74
               led1 <= swl;</pre>
                                                                                                                                                                                 8'b00010100: begin second=4'b0010; third=4'b0000; end
  75
               fifth=4'b1011:
                                                                                      case(sw1[7:0])
                                                                                                                                                                 124
  76
               fourth=4'b1010;
                                                                                       //0-10
                                                                                                                                                                                 8'b00010101: begin second=4'b0010; third=4'b0001; end
  77 🖨
                                                                                       8'b000000000: begin second=4'b0000; third=4'b0000; end
               if (swl[8]==0) first=4'bl110;
                                                                                                                                                                 126
                                                                                                                                                                                 8'b00010110: begin second=4'b0010: third=4'b0010: end
  78 🖨
                                 first=4'bllll;
                                                                                       8'b000000001: begin second=4'b0000;
                                                                                                                                     third=4'b0001; end
                                                                                                                                                                                 8'b00010111: begin second=4'b0010; third=4'b0011; end
          //to select what to display on 7 segment b
                                                                                       8'b00000010: begin second=4'b0000;
  79
                                                                                                                                      third=4'b0010; end
                                                                                                                                                                 128
                                                                                                                                                                                 8'b00011000: begin second=4'b0010; third=4'b0100; end
  80 🖨
                                                                                       8'b000000011: begin second=4'b00000;
                                                                                                                                     third=4'b0011: end
               case (seg)
                                                                                                                                                                                 8'b00011001: begin second=4'b0010; third=4'b0101; end
                                                                                                                                                                 129
                    4'b0000: SSEG_CA <= 8'b11000000;
                                                                                       8'b00000100: begin second=4'b0000;
  81
                                                                   106
                                                                                                                                      third=4'b0100; end
                                                                                                                                                                                 8'b00011010: begin second=4'b0010; third=4'b0110; end
                                                                                                                                                                 130
  82
                     4'b0001: SSEG_CA <= 8'b11111001;
                                                                                       8'b00000101: begin second=4'b0000;
                                                                                                                                     third=4'b0101; end
                                                                                                                                                                                 8'b00011011: begin second=4'b0010; third=4'b0111; end
                                                                                                                                      third=4'b0110; end
  83
                     4'b0010: SSEG_CA <= 8'b10100100;
                                                                                       8'b00000110: begin second=4'b0000;
                                                                                                                                                                                 8'b00011100: begin second=4'b0010; third=4'b1000; end
  84
                    4'b0011: SSEG_CA <= 8'b10110000;
                                                                                       8'b00000111: begin second=4'b0000;
                                                                                                                                     third=4'b0111: end
                                                                                                                                                                                 8'b00011101: begin second=4'b0010; third=4'b1001; end
                                                                                                                                     third=4'bl000; end
  85
                     4'b0100: SSEG_CA <= 8'b10011001;
                                                                                       8'b00001000: begin second=4'b00000;
                                                                                                                                                                 134
                                                                                                                                                                                 8'b00011110: begin second=4'b0011; third=4'b0000; end
  86
                    4'b0101: SSEG_CA <= 8'b10010010;
                                                                                       8'b00001001; begin second=4'b0000; third=4'b1001; end
                                                                                                                                                                 135
  87
                     4'b0110: SSEG CA <= 8'b10000010;
                                                                                       8'b00001010: begin second=4'b0001; third=4'b0000; end
                                                                                                                                                                                 8'b00011111: begin second=4'b0011; third=4'b0001; end
                                                                                                                                                                 136
  88
                    4'b0111: SSEG_CA <= 8'b11011000;
                                                                                                                                                                                 8'b00100000: begin second=4'b0011; third=4'b0010; end
                                                                                                                                                                 137
  89
                     4'b1000: SSEG CA <= 8'b100000000;
                                                                                       8'b00001011: begin second=4'b0001; third=4'b0001; end
                                                                                                                                                                 138
                                                                                                                                                                                 8'b00100001: begin second=4'b0011; third=4'b0011; end
  90
                    4'b1001: SSEG_CA <= 8'b10011000;
                                                                                       8'b00001100; begin second=4'b0001; third=4'b0010; end
                                                                  115
                                                                                                                                                                                 8'b00100010: begin second=4'b0011; third=4'b0100; end
                                                                                                                                                                 139
  91
```




### **CONSTRAINT FILE:**






## TEST BENCH CODE FOR PWM:



# **SIMULATION RESULTS**:(here clock has perfect pulses up and down ,in picture it may

seen as constant 1 but it is not, it seems like this due to long picture width)



# **RESULT ANALYSIS: CODE OUTPUTS:**

At temperature =59 (green color)

At temperature =99 (red color)

At temperature =61 (magenta color)







At temperature = -1 (blue color with less intensity)

At temperature = -15 (blue color with greater intensity)





The result of the system has been taken at different test values, and their correct color coding and intensity level has been observed . it performs exactly as it is been expected which has been shown in above diagrams at different input values.

# **RTL SCHEMATICS:**

