

MICRO ARCHITECTURE WITH CONNECTIONS IN PIPELINE STAGE 1

ms-riscv32-mp-hst-in

pc-src-in.
(from machine-control) /2

pc-in
(from reg-block-1) /32

epc-in
(from csr-file) /32

trap-address-in
(from csr-file) /32

branch-taken-in
(from branch-unit) /32

laddr-in
(from immediate-adder) /2

ahb-ready-in

ms-riscv32-pc-mux

32 → ms-riscv32-mp-ladder-out

32 → pc-plus-4-out (to reg-block-2)

misaligned-instr-out (to machine-control)

pc-mux-out

pc-mux-in

32 ms-riscv32-mp-clk-in

ms-riscv32-mp-hst-in

ms-riscv32-reg-block-1

pc-out /32
(to reg-block-2;
immediate-adder,
& pc-mux).

MICRO ARCHITECTURE WITH CONNECTIONS

PIPELINE STAGE 2 (PART 1)

S. AFREEN

ms.riscv32-mp-instr-in 25

imm-type-in 3

mrv32-imm generator

imm-out 32

pc-out 32

From reg. block-1

pc-in 32

mrv32-imm immediate adder

iadd-out 32

flush-in 32

From machine control

mrv32-instruction mux

opcode-out 7

funct3-out 3

funct7-out 7

rdaddr-out 5

rdaddy-out 5

csr-addr-out 5

instr-out 25

opcode-in 7

funct3-in 3

funct7-in 7

trap-taken-in

mrv32-decoder

wb-stuck-out 3

imm-type-out 3

mem-wr-reg-out 3

csr-op-out 3

alu-opcode-out 3

load-stuck-out 3

load-unstuck-out 3

alu-src-out 3

iadd-src-out 3

csr-wr-en-out 3

rf-wr-en-out 3

illegal-instr-out 3

misaligned-load-out 3

misaligned-store-out 3

rd-in 32

From wb-mux-out-unit

rdaddr-in 5

From instruction-mux

rd-2-addr-in 5

rd-1-addr-in 5

From mrv32-imm

mrv32-integ file

rd-1-out 32

(to reg. block-2, branch-unit)

rd-2-out 32

(to reg. block-2, branch-unit, store-unit)

flush-in 32

From machine control

rf-wr-en-in 32

From reg. block-2

csr-wr-en-in 32

From reg. block-2

mrv32-csr-wr-en generator

int-file-wr-en-out 32

csr-file-wr-en-out 32

(to csr-file)

PIPELINE STAGE 2 (PART-1)

S. AFREEN



1. TOP MODULE BLOCK DIAGRAM:



The top module contains inputs namely, system clock, system reset, data obtained from external memory, signal indicating that the instruction memory is ready to sample the address and start sending the instruction, signal indicating that the data memory is ready to sample data during write operation (from processor), signal indicating that the data memory is ready to drive data during read operation (to processor), signal indicating whether the transfer is a non-sequential transfer or an IDLE transfer, signal containing instruction obtained from the external memory, signal containing current value read from the real time counter, signal indicating an external interrupt request, signal indicating a timer interrupt request, signal indicating a software interrupt request, and outputs namely, signal indicating request to write data, signal containing the address of the instruction that the core wants to obtain from the memory, signal containing the address of the memory position in which the data will be stored (for write operation) and signal containing address of the memory position where the data to be obtained is present (for read operation), signal containing the data to be stored in memory, and signal containing mask of 4 byte-write enable bits.

```
# -----
#           JAL is done succesfully
# -----
#
#
# env_cfg_db_h.no_of_iterations = 200
#
#
# JAL Command Working Perfectly
#
#   the following list of command are working fine
#       '{"JAL"}
#   and test result is
#
#
# -----
# 88888888b.      d8888      .d8888b.      .d8888b.
# 888      Y88b      d88888      d88P      Y88b      d88P      Y88b
# 888      888      d88P888      Y88b.      Y88b.
# 888      d88P      d88P      888      *Y888b.      *Y888b.
# 88888888P*      d88P      888      *Y88b.      *Y88b.
# 888      d88P      888      *888      *888
# 888      d88888888888      Y88b      d88P      Y88b      d88P
# 888      d88P      888      *Y8888P*      *Y8888P*
```

2. PC MUX:

The main functionality of this module is to hold the address of the next instruction to be executed. Signal `i_addr_out` is used to interface with instruction memory. The program counter will be loaded according to the current state of the core. Signal `pc_plus_4_out` is assigned with an initial value. Misaligned instruction logic out signal generation is enabled by performing AND operation between `branch_taken_in` and the first bit of `next_pc`. `i_addr_out` is assigned to `BOOT_ADDRESS` if the reset is high else it checks if `ahb_ready_in` is high so that `i_addr_out` gets `pc_mux_out`.


S. AFREEN




3. REG BLOCK 1:

The main functionality of this module is to register the `pc_mux_in` and to produce an output at the posedge of `clk` (if there is no reset).



S. AFREEN







4. IMMEDIATE GENERATOR:

The main functionality of this module is to rearrange the immediate bits present in the instruction and if required sign extension is done to obtain a 32-bit value. This module is controlled by the `imm_type_out` signal that is generated by the Control Unit. The `imm_type_in` is generated by the Decoder Unit. Opcode [6:4] is used to distinguish between different types of instruction.





5. IMMEDIATE ADDER:

The main functionality of this module is to add the immediate value with rs1 if the core wants to perform load, store, jalr instructions. If the core wants to perform branch instruction and jal then the immediate value will be added to a PC. So, the core will jump on the new address with the help of Program Counter. The output of the module will be 32 bit address depending on the instruction format.



6. INTEGER FILE:



The main functionality of this module is to support read and write operations and it has 32 general purpose registers. Read operations are requested by pipeline stage 2, and data is provided from one or two registers. Write operations are requested by pipeline stage 3 and provides the data to the selected register from Write back multiplexer. reg_file[0] is hardwired with 0 and hence no write operations are permitted.



7. WRITE ENABLE GENERATOR:

The main functionality of this module is to flush the output when set from the Machine Control. Whenever flush_in goes low output is obtained either from register file write enabled pipelined output or control status register write enable pipelined. If flush_in goes high, the output is assigned the value 1.


S. AFREEN




8. INSTRUCTION MUX:

The main functionality of this module is to provide instructions to the fields that are used by other modules to perform their functionality. The module depends on 'flush' to provide the fields. Various locations of instr_mux is assigned to different outputs of the same module.

S. AFREEN







9. BRANCH UNIT:



The main functionality of this module is to decide whether a branch instruction must be taken or not. The branch is decided based on the values of opcode and funct3 instruction fields as it receives two operands from the Integer Register File.

S. AFREEN




10. DECODER:

The main functionality of this module is to decode the instruction and generate the signals that control the memory, Load Unit, Store Unit, ALU, Integer File, CSR File, Immediate Generator, and Write Back Multiplexer. The output logic is defined that carries out various operations.



11. MACHINE CONTROL:


The main functionality of this module is to assert the outputs of internal control logic. Output logic is also defined by asserting parameters high according to conditions satisfied by the inputs.



12. CSR FILE:

The main functionality of this module is to implement M-mode using the control and status registers. The registers can be applied with read/write, set, and clear operations.


S. AFREEN




13. REG BLOCK 2:

The main functionality of this module is to register all the inputs and produces outputs at the posedge of the clk. It also implements a 2:1 MUX having branch_taken_in as a select line.

S. AFREEN







14. STORE UNIT:



The main functionality of this module is to drive the signal that connects with the external data memory. This module ensures that the data to be written is placed in the right position whereas other bits are masked properly.

S. AFREEN





15. LOAD UNIT:

The main functionality of this module is to read the data input signal and based on the load instruction type a 32-bit value is formed. The formed 32-bit value on the output can then be written in the Integer Register File.



16. ALU:

The main functionality of this module is to apply ten logical and arithmetic operations to two 32-bit operands in parallel, to give output based on the result selected by opcode_in. The opcode values are assigned to facilitate instruction decoding.



17. WB MUX SELECTION UNIT:

The main functionality of this module is based on the `wb_mux_sel_reg_in` signal according to which `wb_mux_out` signal is assigned. The inputs are ALU output, Load unit, Load unit immediate value, RS1+IMM/PC+IMM, CSR, PC+4 (for jal, jalr)

