


## SCALAR PROCESSOR

A scalar processor is a type of central processing unit (CPU) that **primarily operates on scalar data, which consists of individual data items** (e.g., single numbers or values) rather than arrays or vectors of data. Scalar processors are **designed to execute a single instruction on a single piece of data at a time.**



Here is a detailed explanation of scalar processors:

### What is a Scalar Processor?

- A scalar processor is the **simplest and most basic type of CPU design.**
- It is called "scalar" because **it processes one scalar data item at a time** through a **single execution unit**
- **Scalar refers to a single data item,** as opposed to vectors or arrays

### Why it's Called Scalar:

- Processes a **single instruction at a time sequentially**
- Has a **single execution pipeline** for instructions
- Operates on **one data element** in each instruction execution cycle

### Components and Working:

As shown in the diagram earlier, the key components are:

- **Instruction Fetch Unit:** Fetches instructions from memory one at a time
- **Instruction Decode Unit:** Decodes **instruction opcodes and operands**
- **Execution Unit:** Actually, executes each instruction operation

- **Writeback Unit:** Writes execution results back to registers or memory
- **Registers:** Provide quick access to operand data
- **Cache & Main Memory:** Contain data for operations

#### Advantages:

- Simple hardware design and control
- Low power consumption
- Inexpensive and easy to validate

#### Disadvantages:

- Poor performance due to lack of parallelism
- Sequential nature limits speedup

So, in summary, a scalar CPU achieves simplicity in design by processing one instruction at a time sequentially, but faces performance issues compared to superscalar and VLIW processors capable of parallel execution.

### VECTOR PROCESSOR

A vector processor is a type of central processing unit (CPU) or computer architecture that is designed to efficiently execute operations on vectors or arrays of data. Instead of performing operations on individual scalar data elements one at a time, vector processors are optimized to process multiple data elements in parallel.

#### Here are the key components:

- **Vector Registers:** These are specialized registers that can hold vector data. Vector registers store multiple data elements (e.g., floating-point numbers) in a single register.
- **Vector Functional Units (VFUs):** These are the heart of the vector processor. VFUs are dedicated processing units capable of performing arithmetic and logic operations on entire vectors in a single instruction.
- **Vector Memory Units:** These units facilitate efficient movement of vector data between memory and vector registers.
- **Control Unit:** Manages the flow of instructions, controls the execution of vector operations, and coordinates data movement.

#### Example of Vector Processing:

Let's consider a simple vector addition operation. In a scalar processor, you might have to iterate through each element of the array and perform the addition

operation one at a time. In a vector processor, you can perform the addition on entire vectors in parallel.

**Scalar Addition:**

$$C[0] = A[0] + B[0]$$

$$C[1] = A[1] + B[1]$$

$$C[2] = A[2] + B[2]$$

**Vector Addition (SIMD):**

$$\text{Vector A: } [A[0], A[1], A[2], \dots]$$

$$\text{Vector B: } [B[0], B[1], B[2], \dots]$$

$$\text{Vector C} = \text{A} + \text{B}$$

**Examples:** Vector processors include the **Cray-1 and Cray-2** supercomputers, thinking machine CM1 and CM2.

| Aspect                        | Scalar Processor                                  | Vector Processor                                  |
|-------------------------------|---|---|
| <b>Data Processing</b>        | Operates on individual data elements sequentially | Operates on arrays or vectors of data in parallel |
| <b>Instruction Model</b>      | Single Instruction, Single Data (SISD)            | Single Instruction, Multiple Data (SIMD)          |
| <b>Data Types</b>             | Handles scalar data                               | Handles vectors of data (arrays of data)          |
| <b>Parallelism</b>            | Limited parallelism                               | High-level parallelism                            |
| <b>Registers</b>              | Smaller registers for scalar data                 | Larger vector registers for vector data           |
| <b>Instructions</b>           | scalar instructions                               | Specialized vector instructions                   |
| <b>Instruction Complexity</b> | Simpler instructions                              | More complex vectorized instructions              |
| <b>Pipeline Architecture</b>  | Simple pipeline due to single execution unit      | Complex pipelined architecture                    |
| <b>Memory Bandwidth</b>       | Lower memory bandwidth utilization                | Requires high memory bandwidth for vector data    |

|                     |                           |  |
|---------------------|---------------------------|--|
| <b>Applications</b> | General-purpose computing | Specialized applications involving large datasets                            |
| <b>Examples</b>     | Early x86 processors      | <b>Cray supercomputers</b> , modern CPUs with SIMD capabilities, <b>GPUs</b> |


## 01. EXPLAIN ARCHITECTURE OF VECTOR SUPER COMPUTER IN BRIEF

Vector supercomputers are a type of computer that is **designed to process large amounts of data very quickly**. They are typically **used for scientific computing and engineering applications**, where it is necessary to perform **complex calculations on large data sets**.

Vector supercomputers use a number of techniques to achieve their high performance. One **important technique is vector processing**. **Vector processing allows the computer to perform the same operation on multiple data elements at the same time**. This can be done by using a **vector instruction**, which is an instruction that can operate on a vector of data.

**Another important technique used in vector supercomputers is pipelining**.

Pipelining allows the computer to **execute multiple instructions at the same time**. This is done by breaking down an instruction into multiple stages and executing each stage in parallel.



### 1. Vector Registers:

- Vector supercomputers feature **specialized vector registers** that can store **large arrays or vectors of data elements**.

- These registers are significantly larger than the scalar registers found in traditional CPUs, enabling them to hold multiple data elements.

## 2. Vector Instructions:

- Vector supercomputers use ***vectorized instructions that specify operations to be performed on entire vectors of data in parallel.***
- These instructions are ***designed to work with the vector registers,*** allowing for efficient processing of data arrays.

## 3. Vector Pipelines:

- Vector super computers employ vector pipelines to ***process data in parallel*** across multiple elements of a vector.
- ***These pipelines consist of stages that can simultaneously perform operations on different parts of the vector.***

## 4. Memory Hierarchy:

- Vector supercomputers typically have a memory hierarchy that ***includes fast and large memory caches to provide high memory bandwidth.***
- This helps ***feed data to the vector pipelines quickly, reducing pipeline stalls.***

## 5. Parallel Processing Units:

- Vector supercomputers have ***multiple parallel processing units*** that can execute vector instructions concurrently.
- This high degree of parallelism allows for the efficient processing of large datasets.

## 6. Interconnection Network:

- Supercomputers often include a ***high-speed interconnection network*** that enables ***efficient communication between processing units and memory modules.***
- This network ***facilitates data movement and coordination among different parts of the supercomputer.***


## 7. Software and Compiler Support:

- Vector supercomputers require specialized software and compilers capable of generating vectorized code.

- Compilers play a crucial role in **optimizing code for vector execution** and managing data movement.

## 02. Super Scalar Architecture

- Issues Multiple Instructions Per Clock Cycle:**
  - In a superscalar processor, **multiple instructions can be issued and executed during a single clock cycle.**
  - This means that the **CPU can work on more than one instruction** at the same time, **increasing its processing speed.**
- Dynamic Scheduling of Execution Units:**
  - Superscalar processors use dynamic scheduling,** which means they can decide on-the-fly which instructions to execute next.
  - This dynamic approach allows for flexibility in choosing the **best instructions to run in parallel based on the Bernstein's Conditions.**
- Only Independent Instructions Can Be Executed in Parallel:**
  - To maintain efficiency,** superscalar processors **execute instructions that are independent of each other** simultaneously.
  - Instructions that depend on previous results or have conflicts must wait** their turn to ensure correct execution.



### Pipelining in Superscalar Processors:

- A Superscalar processor of three Instruction Pipelines in Parallel:**
  - Superscalar processors often have **multiple instruction pipelines** working in parallel.

- For a **"triple-issue" processor**, three pipelines can simultaneously handle and execute instructions during each clock cycle.
- **A Superscalar Processor of Degree "m" Can Issue "m" Instructions Per Cycle:**
  - The term **"degree" refers to how many instructions a superscalar processor can issue per cycle.**
  - For example, a **"dual-issue" processor can handle two instructions** simultaneously each cycle.
- **A Superscalar Processor of Degree "m," "m" Instructions Must Be Executed in Parallel:**
  - To make the most of a superscalar processor, you need to have **"m" independent instructions that can be executed together in a single cycle.**
  - **If there are fewer than "m" independent instructions** available, the processor might **not achieve its maximum potential throughput.**

In essence, a **superscalar architecture is all about doing more work in less time by executing multiple instructions concurrently.** It dynamically selects instructions for execution, making the best use of available resources, and achieves high performance through parallelism. However, **it requires a steady stream of independent instructions to operate efficiently.**


### 03. VERY LONG INSTRUCTION WORD (VLIW)

The **Very Long Instruction Word (VLIW) architecture** is a computer CPU design that aims to increase **instruction-level parallelism (ILP)** by executing multiple instructions simultaneously in a **single clock cycle.** Unlike superscalar processors that dynamically schedule instructions, **VLIW processors rely on the compiler to schedule instructions at compile time.** Here's an explanation of VLIW architecture along with a simplified architectural diagram:

#### VLIW Characteristics:

1. **Instruction Bundles:** In VLIW architecture, **instructions are grouped into fixed-size bundles. Each bundle contains multiple instructions** that are meant to be executed together in parallel during a single clock cycle.
2. **Static Scheduling:** Unlike superscalar processors, which use dynamic scheduling at runtime, **VLIW processors use static scheduling.** This means that the **compiler determines the order and dependencies of instructions**, and this information is encoded into the **program's binary code.**

3. **Multiple Processing Units:** VLIW processors typically have *multiple processing units*, each capable of executing a specific type of instruction (e.g., integer arithmetic, floating-point operations).
4. **No Hardware Dependency Checking:** VLIW processors do not have hardware mechanisms for checking *dependencies between instructions* during execution. *Instead, the compiler must ensure that instructions in a bundle are independent* and can be executed in parallel.



**VLIW architectures typically have the following key components:**

### 1. VLIW Instructions:

- VLIW instructions are long words that contain *multiple operations*. Each word allows several *instruction-level operations* to be specified and performed in parallel. The example you mentioned, Op1 Reg1, Reg2, Reg3 Op2 Reg4, Reg5, Reg6 Op3 Reg7, Reg8, Reg9, illustrates a typical VLIW instruction format where Op1, Op2, and Op3 represent different operations that can execute in parallel, and Reg1, Reg2, ... Reg9 are the registers used as operands for these operations.

### 2. Register File:

- This is a *large set of general-purpose registers* used to store *operands and results* of operations temporarily. The VLIW architecture typically includes a more extensive array of registers than a conventional scalar processor, in part to handle the demands of parallel execution and to avoid data hazards that could stall execution.



### 3. Execution Units:

- These are the hardware units within the CPU that carry out the operations specified by the instructions. In a VLIW processor, there are multiple execution units, which can include **integer ALUs, floating-point ALUs, memory access units**, etc. They work in parallel, each executing a part of the VLIW instruction.

### 4. Cache/Memory:

- The cache is fast storage that keeps copies of data from the main memory that are likely to be used again. In a VLIW system, because multiple instructions are being executed at once, an efficiently designed cache system is crucial to supply data to the execution units without delay.
- The main memory holds the **program's instructions and data**. It connects with the execution units through a system of buses and interfaces that accommodate the VLIW architecture's high data throughput demands.

### Working of VLIW Architecture:

In the VLIW architecture, **parallelism is explicit** in the instruction set. Instructions are fetched as one long word, each field or 'slot' corresponds to an operation executable by one of the execution units.

The VLIW compiler, which is more sophisticated than compilers for traditional architectures, **statically schedules instructions** to maximize efficient use of these execution units.

### Here is a simplified explanation of how it works:

1. A VLIW instruction is fetched from the cache or memory.
2. Each **operation in the VLIW instruction is decoded** and sent to the appropriate execution unit.
3. The **register file supplies the operands to the execution units** as per the instructions.
4. Execution units process their respective operations in parallel.
5. The results of these operations are written back to the register file, stored in the cache, or written back to the main memory.

### Advantages of VLIW Architecture:

- **Simplified Hardware:** Because the *instructions explicitly state parallelism*, there's no need for complex hardware to detect and exploit parallelism at runtime.
- **Compiler-based Optimization:** The complexity of *instruction scheduling is handled by the compiler*, allowing for potentially more efficient use of the execution units.
- **High Parallel Execution:** Can execute multiple operations every cycle, leading to high performance for suitable applications.

### Disadvantages of VLIW Architecture:

- **Compiler Complexity:** Requires sophisticated compiler technology to manage *instruction scheduling and optimize performance*.
- **Inflexibility to Dynamic Conditions:** Static scheduling by the compiler cannot adapt to runtime conditions, sometimes resulting in less efficient execution.

Examples of VLIW architecture would include certain *digital signal processors (DSPs)* and specialized computing devices where the parallelism in the workload can be well-defined at compile time.


## 04. CLASSIFICATION OF PIPELINED PROCESSOR

A pipelined processor is a type of processor that *divides the execution of an instruction into a series of steps, or stages*. Each stage performs a specific task, such as fetching the instruction from memory, decoding the instruction, executing the instruction, or writing the results of the instruction back to memory. The pipeline *stages are connected in a series*, so that the output of one stage is the input of the next stage.


Pipelined processors can be classified in a number of ways, including:

### 1. By levels of processing


- **Arithmetic pipeline:** This type of pipeline is used to perform arithmetic operations, such as addition, subtraction, multiplication, and division.



- **Instruction pipeline:** This type of pipeline is used to *fetch, decode, execute, and write back instructions*. It is the most common type of pipeline *used in modern processors*.



- **Processor pipeline:** This type of pipeline is a *combination of an arithmetic pipeline and an instruction pipeline*. It is the most complex type of pipeline, but it also *provides the highest performance*



## 2. By pipeline configuration

- **Uni-function pipeline:** This type of pipeline has a *single set of pipeline stages* that are used to process all instructions. *All instructions must have same type*.
- **Multifunction pipeline:** This type of pipeline has *multiple sets of pipeline stages* that are *specialized for different types of instructions*.

## 3. By types of instruction and data handling

- **Scalar pipeline:** This type of pipeline processes instructions one at a time.
- **Vector pipeline:** This type of pipeline processes instructions in groups, called vectors.

## INSTRUCTION PIPELINE:


Instruction pipelining is a technique used in the design of modern processors *to improve instruction throughput* by allowing multiple instructions to be processed

concurrently. *The idea is to break down the execution of instructions into a series of stages, with each stage handling a specific task.* This creates a pipeline where *multiple instructions are in various stages of execution simultaneously.*

### How Instruction Pipelining Works

The instruction execution process is typically divided into the following stages:

1. **Fetch:** The instruction is fetched from memory.
2. **Decode:** The instruction is decoded to determine the operation to be performed and the operands to be used.
3. **Execute:** The operation is performed on the operands.
4. **Writeback:** The result of the operation is written back to memory or a register.



*In a pipelined CPU, these stages are overlapped so that multiple instructions can be in different stages of execution at the same time.* For example, while one instruction is in the writeback stage, another instruction can be in the decode stage, and another instruction can be in the fetch stage.

This overlapping of stages can significantly improve the performance of the CPU, as it *allows the CPU to execute more instructions per unit of time.* The speedup that

can be achieved with pipelining depends on the number of stages in the pipeline and the length of each stage.

### Benefits of Instruction Pipelining

- **Increased instruction throughput:** Pipelining allows the CPU to execute more instructions per unit of time, which can significantly improve the performance of the CPU.
- **Reduced latency:** Pipelining can also reduce the latency of individual instructions, which means that it takes less time for each instruction to complete.
- **Improved efficiency:** Pipelining can improve the efficiency of the CPU by keeping all of the hardware units busy at all times.

### Hazards of Instruction Pipelining

There are a few hazards that can arise when using instruction pipelining. These hazards can cause the pipeline to stall, which can reduce the performance of the CPU.

- **Data hazards:** Data hazards occur when two instructions try to use the same data at the same time. This can happen *if one instruction writes data to a register that another instruction is trying to read.*
- **Control hazards:** Control hazards occur when the CPU cannot determine which instruction to execute next. This can happen if an instruction branches to a different location in memory.

Overall, instruction pipelining is a powerful technique that can significantly improve the performance of a CPU. However, it is important to be aware of the hazards that can arise when using pipelining and to use techniques to mitigate those hazards.