

# TCES 330

## Homework Exercise 5

### LPM Memory Blocks

May, 2016

In FPGA systems it is possible to provide some amount of memory by using the memory resources that exist in the FPGA device. The FPGA on the DE2-115 boards has 3,981,312 bits of memory available that can be configured in a variety of ways. In this exercise we will configure this memory as a read only memory (ROM) and a random access memory (RAM) using Altera's LPM technology. If you are building a project that requires more memory than is available on the FPGA you will need to add external RAM or ROM to your project. We will not explore these possibilities in this exercise, but Altera's Laboratory Exercise 8 does.

In particular, memory blocks are key components in our programmable processor project. So we should spend some effort to get to know them.

To prepare for this exercise read the tutorials SAD Project Setup (Power Point slides) and SAD Project ModelSim (Power Point Slides).

#### **Part 1**

In this part we will be building a ROM.

1. Set up an empty Quartus project called Part1 in a folder called Part1. Don't try to compile yet.
2. Have Quartus create a new mif file containing 256 8-bit words. Use the Quartus mif editor to fill the memory as follows. A memory cell in the address range 0 to 128 inclusive should contain the same value as its address. So, for instance, the cell at address 8 should contain an 8. From address 129 to 255 the cell contents should count down from 127 to 1. Cell 136, for instance, should contain 120. Hint: to accomplish this right click on the memory cell area in the editor and look at the cell fill options. Save this memory as Part1.mif.
3. Create a top-level file called Part1.v containing module Part1().

4. We are going to generate and display memory addresses (explained below) as well as the memory contents at each of these addresses. Display the memory contents on HEX1 and HEX0 in hexadecimal form. Display the current memory address on HEX5 and HEX4 in hexadecimal form. KEY0 will reset the address generator back to address 0.
5. The module Part1 will instantiate another module called SystemControl() that will do all the work. See Figure 1 for the signature of this module. SystemControl will instantiate two modules: AddressGen to generate the addresses (as described below) and Part1ROM, an LPM that we will construct using the Wizard (also described below). AddressGen has the signature shown in Figure 2. To instantiate the Part1ROM copy the contents of Par1ROM\_inst.v that you will instruct the Wizard to generate for you. Then fill in the values inside the parentheses with the appropriate local SystemControl variables. Mine is shown in Figure 3. Keep reading for more information.
6. AddressGen() will instantiate another module that produces a pulse approximately four times per second. Call this timer module anything you want, but make it a separate module. Figure 4 shows the RTL for my AddressGen; yours should look similar, but will undoubtedly have a different name for your timer. AddressGen also contains an 8-bit address register (counter) that
  - a. Resets itself to 0 if Reset is true.
  - b. Increments if the pulse out of the timer is true. So the address increments about four times per second.
  - c. Not counting 'begin and 'end's this counter shouldn't be any more that 5 lines long.
7. Follow the steps in the SAD Project Setup tutorial to generate your ROM. Name this module Part1ROM. The Wizard Page 3 should look like **Error! Reference source not found.** . On the Wizard Page 5 check the box to generate the Part1ROM\_inst.v; see Figure 6. Note that the input Address is registered.
8. Finish setting up Part 1 with any additional files you need.
9. Compile, take care of unused pins (input tri-stated), import pins, etc.
10. Run TimeQuest and include the resulting sdc file in your project.
11. My file list in Quartus looks like Figure 7

12. Look at your RTL. Mine looks like Figure 8. Continue looking through your RTL. Make sure every register is clocked with the system clock (50 MHz CLOCK\_50). **There will be a minimum 10% penalty if you use derived clocks.**
13. Upload this project to your DE2-115 board.
14. Continuing with the SAD tutorial, open the In System Memory Content Editor and view your ROM contents. Take a screen shot to commemorate this occasion and include it in your Part1 folder.
15. Verify that your system counts through the addresses 00 to FF and that your memory contents are displayed correctly.
16. Now use the memory content editor to enter your surname in ASCII at the very end of memory and upload this to your board. Take another screen shot of the memory content editor at this point; mine looks like Figure 9. Verify that the ASCII values you entered show up at the appropriate addresses. Note: you'll just see the ASCII values in hex, not the actual letters.
17. Now refer to the SAD Project ModelSim tutorial. Set up for a ModelSim simulation using my testbench, TestSystemConrtol. In the Settings/Simulation series of dialogs the final one of these should look like Figure 10 and the Test Benches dialog should end up looking like Figure 11. , Run a ModelSim RTL simulation on this circuit and take a screen shot of the Transcript window when the simulation ends. Yours should look like mine (Figure 12). Why are there two outputs for each value of Address? Hint: how far apart in time are these two outputs?

```
module SystemControl( Clk, Reset, Addr, X );  
  input Clk;           // our system clock  
  input Reset;         // resets the entier system  
  output [7:0] Addr;   // address into memory  
  
  output [7:0] X;      // memory contents
```

**Figure 1. System Control**

```

module AddressGen( Clk, Reset, Address );
  input Clk;           // our system clock
  input Reset;         // resets the entier system
  output reg [7:0] Address; // address into memory

```

Figure 2. AddressGen

```

// ROM
Part1ROM Part1ROM_inst (
  .address ( Addr ),
  .clock ( Clk ),
  .q ( X )
);

```

Figure 3 Part1ROM\_inst




Figure 4 AddressGen RTL




Figure 5. Wizard Page 3




Figure 6. Wizard Page 5




Figure 7. Part 1 File List in Quartus




Figure 8. Part 1 RTL





Figure 9. Edited Memory



 **New Test Bench Settings** X

Create new test bench settings.

Test bench name:

Top level module in test bench:

☐ Use test bench to perform VHDL timing simulation

Design instance name in test bench:

Simulation period

☒ Run simulation until all vector stimuli are used

☐ End simulation at:  s ▼

Test bench and simulation files

File name:  ... Add

File Name	Library	HDL Version
TestSystemContr...		Default

Remove Up Down Properties...

OK Cancel Help

**Figure 10. New Test Bench Settings**




Figure 11. Part 1 Test Benches

```

Transcript
#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# System time: 0 Address = 00 Memory = 00
# System time: 250000010000 Address = 01 Memory = 00
# System time: 250000030000 Address = 01 Memory = 01
# System time: 500000010000 Address = 02 Memory = 01
# System time: 500000030000 Address = 02 Memory = 02
# System time: 750000010000 Address = 03 Memory = 02
# System time: 750000030000 Address = 03 Memory = 03
# System time: 750000050000 Address = 00 Memory = 03
# System time: 750000070000 Address = 00 Memory = 00
# ** Note: $stop : E:/UWI/TCES330/Labs/MemoryLab/Part1/TestSystemControl.v(31)
# Time: 750000240 ns Iteration: 0 Instance: /TestSystemControl
# Break in Module TestSystemControl at E:/UWI/TCES330/Labs/MemoryLab/Part1/TestSystemControl.v line 31
# Simulation Breakpoint: Break in Module TestSystemControl at E:/UWI/TCES330/Labs/MemoryLab/Part1/TestSystemControl.v line 31
# MACRO ./Part1_run_msim_rtl_verilog.do PAUSED at line 22
VSIM(paused)>

```


Figure 12. Part 1 Test Results

## Part 2

In this part we will implement a random access memory (RAM) LPM module. A block diagram of a basic RAM is shown in Figure 13. For a RAM the 'Write Enable' bit governs the write operation. If it is a '1' then the data on the Write Data line gets written into the memory at the Address. The Data Out line always shows the data at Address. If a write operation is taking place, you get to choose if you want to see the old data or the new data on the output. Refer to Figure 16, below. If Write Enable is '0' then Data Out is simply the data at Address and no write operation takes place.

1. Create a Part2 folder and copy all the Verilog (except the Part1ROM files and the testbench) from Part 1 into the new folder. Rename Part1.v to Part2.v and change the name of the module from Part1 to Part2; other than for comments you shouldn't need to make any further changes to this module.
2. Create a Quartus project called Part2 and add the Verilog files now in your Part2 folder. Don't compile yet.
3. Create a mif with 256 8-bit words. Just leave it as all zeros. Save this as Part2.mif.
4. Create a single-port RAM LPM called Part2RAM using the Wizard. Screen shots for this are shown in Figure 14 through Figure 19. Once again, note that all the inputs are registered.
5. Replace the reference to the ROM in SystemControl with a reference to your Part2RAM.
6. Modify your design so that
  - a. The first pass through memory you don't change anything (i.e., you display '00' for each address (Write Enable = '0').
  - b. The next pass (and all further passes) through memory you store (write) the address of each word in that word. So location 08 would contain a 08, etc.
  - c. Display memory at about 8 Hz.
7. Complete your project by assigning pins, taking care of unused pins, running TimeQuest and so forth.
8. Once your circuit has made that second pass, bring up the In System Memory Content Editor and view the contents of your RAM. Take another screen shot and store this in your Part2 folder.

When you are done with Part 1 and Part 2, zip both projects along with the requested screen shots and submit your zip file on Canvas. Due to the large size of these files, please submit all images as jpg files.



**Figure 13. RAM Block Diagram**




Figure 14. RAM Page 1




Figure 15. RAM Page 2




Figure 16. RAM Page 3




Figure 17. RAM Page 4






Figure 18. RAM Page 5




Figure 19. RAM Page 6