



## Yb2078 CSAFinals - Final Exam

Computing Systems Architecture (New York University)

# Computer Systems Architecture Finals

Student Name: Yudhajit Bhattacharjee

Email: yb2078@nyu.edu

N-number: N13109142

## Solution 1

<u>Instr.</u>	<u>Clk Cycle</u>	<u>Frequency</u>
ALU ops.	1	47.5
Jumps	2.4	5
Branches	4	15
Loads	3.5	22
Stores	2.8	10.5

$$\text{Freq}_{\text{ALU ops}} = \left( \frac{39 + 56}{2} \right) = 47.5 ; \text{Freq}_{\text{Branch}} = \left( \frac{30}{2} \right) = 15$$

$$\text{Freq}_{\text{jumps}} = \left( \frac{(7 + 3)}{2} \right) = 5 ; \text{Freq}_{\text{loads}} = \left( \frac{44}{2} \right) = 22$$

$$\text{Freq}_{\text{stores}} = \left( \frac{21}{2} \right) = 10.5$$

∴ Avg. CPI:

~~0.475 + (0.05 \times 2.4) + (0.15 \times 3) + (0.22 \times 3.5) + (0.15 \times 4)~~

$$0.475 + (0.05 \times 2.4) + (0.15 \times 3) + (0.22 \times 3.5) + (0.15 \times 4)$$

0.6

$$\Rightarrow 0.475 + 0.12 + \textcircled{0.45} + 0.77 + 0.294$$

Ans = ~~2.139~~ 2.139

Soln 2(i)

the execution time has to be performed on two halves, namely, the fast phase (50%) & the non-fast phase (50%).

∴ ~~Fast~~ As is given in the problem

$$\begin{aligned} \text{Fast}_{\text{non-enhanced}} &= (10 \vee \text{Non-Fast}_{\text{non-enhanced}}) \\ &= 50\% \times 10 = 500\% \end{aligned}$$

Relative Exec. Time non-enhanced = 500% + 50%  
= 550%

$$\text{Speedup}_{\text{overall}} = \frac{\text{Execution Time}_{\text{non-fast}}}{\text{Execution Time}_{\text{fast}}}$$

$$\Rightarrow \frac{550\%}{100\%} = \underline{\underline{5.5}}$$

Solu 2.ii.

Working

Amdahl's Law:

~~$$\frac{\text{Exec Time}_{\text{fast}}}{\text{Exec Time}_{\text{non}}} \times \text{Speedup}_{\text{overall}} \times (\text{Speedup}_{\text{fast}} - \text{Speedup}_{\text{non-fast}})$$

$$(\text{Speedup}_{\text{overall}} \times \text{Speedup}_{\text{fast}})$$~~

Working Amdahl's Law:

% converted to fast mode: —

$$((\text{Speedup}_{\text{overall}} \times \text{Speedup}_{\text{fast}}) - \text{Speedup}_{\text{non-fast}})$$

$$((\text{Speedup}_{\text{overall}} \times \text{Speedup}_{\text{fast}}) - \text{Speedup}_{\text{overall}})$$

$$\Rightarrow \frac{(5.5 \times 10) - 10}{(5.5 \times 10) - 5.5} = \underline{\underline{90.91\%}}$$

Solution 3.1:

Assume that the number of processors =  $N$   
 $\therefore$  invoking Amdahl's Law:

$$\text{Speedup}_{\text{overall}} = \frac{1}{\left\{ (1 - \text{Fraction}_{\text{parallelizable}}) + \left( \frac{\text{Fraction}_{\text{parallelizable}}}{N} \right) \right\}}$$

It is stated that the Intel i5 is a dual core processor.

So,  $N = 2$  in our case.

$x = 40\%$  or  $0.4$  (parallelized)

$$\begin{aligned} \therefore \text{Speedup} &= \frac{1}{(1 - 0.4) + \left( \frac{0.4}{2} \right)} \\ &= \frac{1}{0.6 + 0.2} = \underline{\underline{1.25}} \end{aligned}$$



Solu. 3.ii.

Now  $\kappa = 0.99$  (factor by which it's parallelized)

$$\therefore \text{Speedup} = \frac{1}{(1-0.99) + \left(\frac{0.99}{2}\right)} = \frac{1}{0.01 + 0.495} \\ = \underline{\underline{1.98}}$$

Solution 3.iii.

$$\text{Speedup}_{(1^{\text{st}} \text{ app})} = \frac{1}{0.6} = \frac{1}{(1-0.4) + \left(\frac{0.4}{2}\right)} = 1.25$$

↑ The first app. is running using 80% of the resources.

$$\text{Speedup}_{(2^{\text{nd}} \text{ App})} = \frac{1}{(1-0) + (0/2)} = 1$$

↑ The second app uses only 20% of the resources. Also, since it is running in serial, ~~there~~ can there is no parallelization.

Again, we shall invoke Amdahl's Law:—

$$\begin{aligned}
 & \frac{1}{(0.2 \times \text{Speedup}_{(2^{\text{nd}} \text{ App})}) + (0.8 \times \text{Speedup}_{(1^{\text{st}} \text{ App})})} \\
 &= \frac{1}{(0.2 \times 1.25) + (0.8 \times 1.9)} = \underline{\underline{1.19}}
 \end{aligned}$$

~~Answer~~  
Solution 4 A:

Pipelining increases instruction throughput, thus ~~increasing~~ improving the performance. By ~~ex~~ having the capacity to execute multiple instructions ~~a~~ parallelly, it ensures that the clock period depends only on the latency of the slowest stage. If it were for a non-pipelined case, the dependency would be on all the stages, which would cause a bottleneck.

Solu 4A.ii

	1	2	3	4	5	6	7	8	9	10	11
lw	IF	ID	EX	MEM	WB						
add		IF	ID	EX	MEM	WB					
sub			IF	ID	EX	MEM	WB				
lw				IF	ID	EX	MEM	WB			
sw					IF	ID	EX	MEM	WB		

The previous instruction:

[lw x7, 0(x8)]

& the current instruction

[sw x7, 4(x8)]

shall trigger a load use data hazard (The value not being computed in needed time for sw, and there is no avoiding it using forwarding)



4A iii

we

The cause for the load hazard triggered happens is that the  $r7$  register is loaded in the instruction prior to the stall. This is also a 1 cycle stall, as the instruction has to wait until the next cycle, during which the  $r7$  register shall be available in the MEM / WB pipeline, hence forwarded to the "sw".

4B i)

	1	2	3	4	5	6	7	8	9	10	11
beq	IF	ID	EX	MEM	WB						
lw		IF	ID	EX	MEM	WB					
sub			IF	ID	EX	MEM	WB				
add				IF	ID	EX	MEM	WB			
lw				IF	ID	EX	MEM	WB			
sub					IF	ID	EX	MEM	WB		
add						IF	ID	EX	MEM	WB	

Load use data hazards triggered

## Solution 5 i)

We are aware that in case of direct mapping, each memory block is mapped to a single block in cache.

~~The~~ Let's address the case of more data elements per block & fewer blocks first

### Pros

- Fewer blocks ~~are~~ indicate less chance of addresses colliding to the same block when addressed from the main memory
- ⇒ Reduce miss rate due to spatial locality.

### Con

- Larger blocks ~~is~~ indicate fewer no. of total blocks. So, the miss rate is higher due to ~~block~~ inter-block access.
- Also takes a longer duration to fill a block or a miss

### Example

There is use in spatial locality.

Eg. continuous access

address sequence is 1, 2, 3, 4, 5, 6, ...

if block size = 4, miss rate =  $\frac{1}{4}$

due to every 4<sup>th</sup> access being a miss.  
Although in case of lower block size, miss rate is higher.

in the second case:

Pro: Exploits temporal locality.

Due to multi-variable access; and more blocks, all ~~can~~ can be stored in the cache. Few conflict missed due to unique mapping

Con: Can't exploit spatial locality.

In continuous array access miss rate is higher make compensating miss rate due to ~~larger~~ smaller block size.

E. 1, 2, 3, 4, 5, and repeat

Ans 1  
Instr.  
the ops

	Clock Cycles	Frequency (%)
Arith ops	1	47.5%
Loads	3.5	22%
Stores	2.8	10.5%
Branches	4.0	<del>10.5</del> 15%
Jumps	2.4	5%

I assumed the clock cycles only for the branches taken.

ii Avg. CPI:

$$0.475 + (0.22 \times 3.5) + (2.8 \times 0.105) + (\cancel{4.0} \times 0.15) + (2.4 \times 0.05)$$

2.259