



1. Description

1.1. Project

Project Name	Bluestar_TCPMB485_RemoteUpdate
Board Name	custom
Generated with:	STM32CubeMX 6.3.0
Date	03/08/2022


1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F427/437
MCU name	STM32F437VITx
MCU Package	LQFP100
MCU Pin number	100

1.3. Core(s) information

Core(s)	Arm Cortex-M4
---------	---------------

2. Pinout Configuration




3. Pins Configuration

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
6	VBAT	Power		
10	VSS	Power		
11	VDD	Power		
12	PH0/OSC_IN	I/O	RCC_OSC_IN	
13	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
14	NRST	Reset		
16	PC1	I/O	ETH_MDC	
19	VDD	Power		
20	VSSA	Power		
21	VREF+	Power		
22	VDDA	Power		
23	PA0/WKUP	I/O	UART4_TX	
24	PA1	I/O	ETH_REF_CLK	
25	PA2	I/O	ETH_MDIO	
26	PA3	I/O	ADC1_IN3	VinSys
27	VSS	Power		
28	VDD	Power		
32	PA7	I/O	ETH_CRS_DV	
33	PC4	I/O	ETH_RXD0	
34	PC5	I/O	ETH_RXD1	
42	PE11 *	I/O	GPIO_Output	MB_DE
43	PE12 *	I/O	GPIO_Output	MB_RE
47	PB10	I/O	USART3_TX	
48	PB11	I/O	ETH_TX_EN	
49	VCAP_1	Power		
50	VDD	Power		
51	PB12	I/O	ETH_TXD0	
52	PB13	I/O	ETH_TXD1	
55	PD8 *	I/O	GPIO_Output	LED_1
56	PD9	I/O	USART3_RX	
58	PD11 *	I/O	GPIO_Output	HEARTBEAT
73	VCAP_2	Power		
74	VSS	Power		
75	VDD	Power		
79	PC11	I/O	UART4_RX	
86	PD5 *	I/O	GPIO_Output	LED_3

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
87	PD6 *	I/O	GPIO_Output	LED_2
88	PD7 *	I/O	GPIO_Output	GSM_PWR_KEY
92	PB6	I/O	I2C1_SCL	
93	PB7	I/O	I2C1_SDA	
94	BOOT0	Boot		
99	VSS	Power		
100	VDD	Power		

* The pin is affected with an I/O function

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

Name	Value
Project Name	Bluestar_TCPMB485_RemoteUpdate
Project Folder	D:\D Drive\D Drive\Projects\Embedded Development\Bluestar-Cold
Toolchain / IDE	SW4STM32
Firmware Package Name and Version	STM32Cube FW_F4 V1.24.1
Application Structure	Basic
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	Yes
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_IWDG_Init	IWDG
5	MX_TIM7_Init	TIM7
6	MX_UART4_Init	UART4
7	MX_RTC_Init	RTC
8	MX_USART3_UART_Init	USART3
9	MX_ADC1_Init	ADC1
10	MX_LWIP_Init	LWIP
11	MX_I2C1_Init	I2C1

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F427/437
MCU	STM32F437VITx
Datasheet	DS9484_Rev10

6.2. Parameter Selection

Temperature	25
Vdd	3.3

6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP UDM (Under Drive)
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	FLASH	n/a
CPU Frequency	180 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	57 mA	100 μ A
Duration	0.1 ms	0.9 ms
DMIPS	225.0	0.0
Ta Max	96.91	104.99
Category	In DS Table	In DS Table

6.5. Results

Sequence Time	1 ms	Average Current	5.79 mA
Battery Life	24 days, 10 hours	Average DMIPS	225.0 DMIPS

6.6. Chart



7. Peripherals and Middlewares Configuration

7.1. ADC1

mode: IN3

mode: Vbat Channel

7.1.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler **PCLK2 divided by 8 ***

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Enabled

Continuous Conversion Mode **Enabled ***

Discontinuous Conversion Mode Disabled

DMA Continuous Requests **Enabled ***

End Of Conversion Selection **EOC flag at the end of all conversions ***

ADC_Regular_ConversionMode:

Number Of Conversion **2 ***

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None

Rank 1

Channel **Channel Vbat ***

Sampling Time **480 Cycles ***

Rank **2 ***

Channel Channel 3

Sampling Time **480 Cycles ***

ADC_Injected_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

7.2. ETH

Mode: RMII

7.2.1. Parameter Settings:

Advanced : Ethernet Media Configuration:

Auto Negotiation Enabled

General : Ethernet Configuration:

Ethernet MAC Address 00:80:E1:00:00:00

PHY Address 1

Ethernet Basic Configuration:

Rx Mode Polling Mode

TX IP Header Checksum Computation By hardware

7.2.2. Advanced Parameters:

External PHY Configuration:

PHY LAN8742A_PHY_ADDRESS

PHY Address Value 1

PHY Reset delay these values are based on a 1 ms
Systick interrupt **0x000000FF ***

PHY Configuration delay **0x00000FFF ***

PHY Read TimeOut **0x0000FFFF ***

PHY Write TimeOut **0x0000FFFF ***

Common : External PHY Configuration:

Transceiver Basic Control Register **0x00 ***

Transceiver Basic Status Register **0x01 ***

PHY Reset **0x8000 ***

Select loop-back mode **0x4000 ***

Set the full-duplex mode at 100 Mb/s **0x2100 ***

Set the half-duplex mode at 100 Mb/s **0x2000 ***

Set the full-duplex mode at 10 Mb/s **0x0100 ***

Set the half-duplex mode at 10 Mb/s **0x0000 ***

Enable auto-negotiation function **0x1000 ***

Restart auto-negotiation function **0x0200 ***

Select the power down mode **0x0800 ***

Isolate PHY from MII **0x0400 ***

Auto-Negotiation process completed **0x0020 ***

Valid link established **0x0004 ***

Jabber condition detected **0x0002 ***

Extended : External PHY Configuration:

PHY special control/status register Offset

	0x1F *
PHY Speed mask	0x0004 *
PHY Duplex mask	0x0010 *
PHY Interrupt Source Flag register Offset	0x001D *
PHY Link down interrupt	0x000B *

7.3. I2C1

I2C: I2C

7.3.1. Parameter Settings:

Master Features:

I2C Speed Mode	Standard Mode
I2C Clock Speed (Hz)	100000

Timing configuration:

Coefficient of Digital Filter	0
Analog Filter	Enabled

Slave Features:

Clock No Stretch Mode	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0
General Call address detection	Disabled

7.4. IWDG

mode: Activated

7.4.1. Parameter Settings:

Clocking:

IWDG counter clock prescaler	256 *
IWDG down-counter reload value	4095

7.5. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

7.5.1. Parameter Settings:

System Parameters:

VDD voltage (V)	3.3
Instruction Cache	Enabled
Prefetch Buffer	Enabled
Data Cache	Enabled
Flash Latency(WS)	5 WS (6 CPU cycle)

RCC Parameters:

HSI Calibration Value	25 *
TIM Prescaler Selection	Disabled
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

Power Parameters:

Power Regulator Voltage Scale	Power Regulator Voltage Scale 1
Power Over Drive	Enabled

7.6. RTC

mode: Activate Clock Source

mode: Activate Calendar

7.6.1. Parameter Settings:

General:

Hour Format	Hourformat 24
Asynchronous Predivider value	127
Synchronous Predivider value	255

Calendar Time:

Data Format	BCD data format
Hours	0
Minutes	0
Seconds	0
Day Light Saving: value of hour adjustment	Daylightsaving None
Store Operation	Storeoperation Reset

Calendar Date:

Week Day	Monday
Month	January
Date	1
Year	0

7.7. SYS

Timebase Source: SysTick

7.8. TIM7

mode: Activated

7.8.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	1 *
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	41999 *
auto-reload preload	Disable

Trigger Output (TRGO) Parameters:

Trigger Event Selection	Reset (UG bit from TIMx_EGR)
-------------------------	------------------------------

7.9. UART4

Mode: Asynchronous

7.9.1. Parameter Settings:

Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

7.10. USART3

Mode: Asynchronous

7.10.1. Parameter Settings:

Basic Parameters:

Baud Rate	9600 *
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

7.11. LWIP

mode: Enabled

Advanced parameters are not listed except if modified by user.

7.11.1. General Settings:

LwIP Version:

LwIP Version (Version of LwIP supported by CubeMX ** CubeMX specific **)	2.0.3
--	-------

IPv4 - DHCP Options:

LWIP_DHCP (DHCP Module)	Disabled *
-------------------------	-------------------

IP Address Settings:

IP_ADDRESS (IP Address)	192.168.000.100 *
NETMASK_ADDRESS (Netmask Address)	255.255.255.000 *
GATEWAY_ADDRESS (Gateway Address)	192.168.001.001 *

RTOS Dependency:

WITH_RTOS (Use FREERTOS ** CubeMX specific **)	Disabled
--	----------

Protocols Options:

LWIP_ICMP (ICMP Module Activation)	Enabled
LWIP_IGMP (IGMP Module)	Disabled
LWIP_DNS (DNS Module)	Disabled
LWIP_UDP (UDP Module)	Enabled
MEMP_NUM_UDP_PCB (Number of UDP Connections)	4
LWIP_TCP (TCP Module)	Enabled
MEMP_NUM_TCP_PCB (Number of TCP Connections)	5

7.11.2. Key Options:

Infrastructure - OS Awareness Option:

NO_SYS (OS Awareness)	OS Not Used
-----------------------	-------------

Infrastructure - Timers Options:

LWIP_TIMERS (Use Support For sys_timeout) Enabled

Infrastructure - Core Locking and MPU Options:

SYS_LIGHTWEIGHT_PROT (Memory Functions Protection) Disabled

Infrastructure - Heap and Memory Pools Options:

MEM_SIZE (Heap Memory Size) 1600

Infrastructure - Internal Memory Pool Sizes:

MEMP_NUM_PBUF (Number of Memory Pool struct Pbufs) 16

MEMP_NUM_RAW_PCB (Number of Raw Protocol Control Blocks) 4

MEMP_NUM_TCP_PCB_LISTEN (Number of Listening TCP Connections) 8

MEMP_NUM_TCP_SEG (Number of TCP Segments simultaneously queued) 16

MEMP_NUM_LOCALHOSTLIST (Number of Host Entries in the Local Host List) 1

Pbuf Options:

PBUF_POOL_SIZE (Number of Buffers in the Pbuf Pool) 16

PBUF_POOL_BUFSIZE (Size of each pbuf in the pbuf pool) 592

IPv4 - ARP Options:

LWIP_ARP (ARP Functionality) Enabled

Callback - TCP Options:

TCP_TTL (Number of Time-To-Live Used by TCP Packets) 255

TCP_WND (TCP Receive Window Maximum Size) 2144

TCP_QUEUE_OOSEQ (Allow Out-Of-Order Incoming Packets) Enabled

TCP_MSS (Maximum Segment Size) 536

TCP_SND_BUF (TCP Sender Buffer Space) 1072

TCP_SND_QUEUELEN (Number of Packet Buffers Allowed for TCP Sender) 9

Network Interfaces Options:

LWIP_NETIF_STATUS_CALLBACK (Callback Function on Interface Status Changes) Disabled

LWIP_NETIF_LINK_CALLBACK (Callback Function on Interface Link Changes) Disabled

NETIF - Loopback Interface Options:

LWIP_NETIF_LOOPBACK (NETIF Loopback) Disabled

Thread Safe APIs - Socket Options:

LWIP_SOCKET (Socket API) Disabled

7.11.3. PPP:

PPP Options:

PPP_SUPPORT (PPP Module) Disabled

7.11.4. IPv6:

IPv6 Options:

LWIP_IPV6 (IPv6 Protocol) Disabled

7.11.5. HTTPD:

HTTPD Options:

LWIP_HTTPD (LwIP HTTPD Support ** CubeMX specific **) Disabled

7.11.6. SNMP:

SNMP Options:

LWIP_SNMP (LwIP SNMP Agent) Disabled

7.11.7. SNTP:

SNTP Options:

LWIP_SNTP (LWIP SNTP Support ** CubeMX specific **) Disabled

7.11.8. MDNS/TFTP:

MDNS Options:

LWIP_MDNS (Multicast DNS Support ** CubeMX specific **) Disabled

TFTP Options:

LWIP_TFTP (TFTP Support ** CubeMX specific **) Disabled

7.11.9. Perf/Checks:

Sanity Checks:

LWIP_DISABLE_TCP_SANITY_CHECKS (TCP Sanity Checks) Disabled

LWIP_DISABLE_MEMP_SANITY_CHECKS (MEMP Sanity Checks) Disabled

Performance Options:

LWIP_PERF (Performance Testing for LwIP) Disabled

7.11.10. Statistics:

Debug - Statistics Options:

LWIP_STATS (Statistics Collection) Disabled

7.11.11. Checksum:

Infrastructure - Checksum Options:

CHECKSUM_BY_HARDWARE (Hardware Checksum ** CubeMX specific **)	Disabled
LWIP_CHECKSUM_CTRL_PER_NETIF (Generate/Check Checksum per Netif)	Disabled
CHECKSUM_GEN_IP (Generate Software Checksum for Outgoing IP Packets)	Disabled
CHECKSUM_GEN_UDP (Generate Software Checksum for Outgoing UDP Packets)	Disabled
CHECKSUM_GEN_TCP (Generate Software Checksum for Outgoing TCP Packets)	Disabled
CHECKSUM_GEN_ICMP (Generate Software Checksum for Outgoing ICMP Packets)	Disabled
CHECKSUM_GEN_ICMP6 (Generate Software Checksum for Outgoing ICMP6 Packets)	Disabled
CHECKSUM_CHECK_IP (Generate Software Checksum for Incoming IP Packets)	Disabled
CHECKSUM_CHECK_UDP (Generate Software Checksum for Incoming UDP Packets)	Disabled
CHECKSUM_CHECK_TCP (Generate Software Checksum for Incoming TCP Packets)	Disabled
CHECKSUM_CHECK_ICMP (Generate Software Checksum for Incoming ICMP Packets)	Disabled
CHECKSUM_CHECK_ICMP6 (Generate Software Checksum for Incoming ICMP6 Packets)	Disabled

7.11.12. Debug:

LwIP Main Debugging Options:

LWIP_DBG_MIN_LEVEL (Minimum Level)	All
------------------------------------	-----

* User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA3	ADC1_IN3	Analog mode	No pull-up and no pull-down	n/a	VinSys
ETH	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA1	ETH_REF_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA7	ETH_CRS_DV	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB12	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB13	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
I2C1	PB6	I2C1_SCL	Alternate Function Open Drain	Pull-up	Very High *	
	PB7	I2C1_SDA	Alternate Function Open Drain	Pull-up	Very High *	
RCC	PH0/OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1/OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
UART4	PA0/WKUP	UART4_TX	Alternate Function Push Pull	Pull-up	Very High *	
	PC11	UART4_RX	Alternate Function Push Pull	Pull-up	Very High *	
USART3	PB10	USART3_TX	Alternate Function Push Pull	Pull-up	Very High *	
	PD9	USART3_RX	Alternate Function Push Pull	Pull-up	Very High	

Bluestar_TCPMB485_RemoteUpdate Project
Configuration Report

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
					*	
GPIO	PE11	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MB_DE
	PE12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	MB_RE
	PD8	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_1
	PD11	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	HEARTBEAT
	PD5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_3
	PD6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_2
	PD7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	GSM_PWR_KEY

8.2. DMA configuration

DMA request	Stream	Direction	Priority
ADC1	DMA2_Stream4	Peripheral To Memory	Low

ADC1: DMA2_Stream4 DMA request Settings:

Mode: **Circular ***
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: **Word ***
Memory Data Width: **Word ***

8.3. NVIC configuration

8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
Flash global interrupt	true	1	0
RCC global interrupt	true	1	0
ADC1, ADC2 and ADC3 global interrupts	true	7	0
I2C1 event interrupt	true	0	0
I2C1 error interrupt	true	0	0
USART3 global interrupt	true	4	0
UART4 global interrupt	true	3	0
TIM7 global interrupt	true	1	0
DMA2 stream4 global interrupt	true	0	0
PVD interrupt through EXTI line 16	unused		
Ethernet global interrupt	unused		
Ethernet wake-up interrupt through EXTI line 19	unused		
FPU global interrupt	unused		

8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	true
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true
Flash global interrupt	false	true	true
RCC global interrupt	false	true	false

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
ADC1, ADC2 and ADC3 global interrupts	false	true	true
I2C1 event interrupt	false	true	true
I2C1 error interrupt	false	true	true
USART3 global interrupt	false	true	true
UART4 global interrupt	false	true	true
TIM7 global interrupt	false	true	true
DMA2 stream4 global interrupt	false	true	true

* User modified value

9. System Views

9.1. Category view

9.1.1. Current

Middleware

LWIP 

System Core

Analog

Timers

Connectivity

Multimedia

Security

Computing

DMA 

ADC1 

RTC 

ETH 

GPIO 

TIM7 

I2C1 

IWDG 

UART4 

IVIC 

USART3 

RCC 

SYS 

10. Docs & Resources

Type	Link
Datasheet	http://www.st.com/resource/en/datasheet/DM00077036.pdf
Reference manual	http://www.st.com/resource/en/reference_manual/DM00031020.pdf
Programming manual	http://www.st.com/resource/en/programming_manual/DM00046982.pdf
Errata sheet	http://www.st.com/resource/en/errata_sheet/DM00068628.pdf
Application note	http://www.st.com/resource/en/application_note/CD00167594.pdf
Application note	http://www.st.com/resource/en/application_note/CD00211314.pdf
Application note	http://www.st.com/resource/en/application_note/CD00249778.pdf
Application note	http://www.st.com/resource/en/application_note/CD00259245.pdf
Application note	http://www.st.com/resource/en/application_note/CD00264321.pdf
Application note	http://www.st.com/resource/en/application_note/CD00264342.pdf
Application note	http://www.st.com/resource/en/application_note/CD00264379.pdf
Application note	http://www.st.com/resource/en/application_note/DM00024853.pdf
Application note	http://www.st.com/resource/en/application_note/DM00025071.pdf
Application note	http://www.st.com/resource/en/application_note/DM00040802.pdf
Application note	http://www.st.com/resource/en/application_note/DM00040808.pdf
Application note	http://www.st.com/resource/en/application_note/DM00042534.pdf
Application note	http://www.st.com/resource/en/application_note/DM00046011.pdf
Application note	http://www.st.com/resource/en/application_note/DM00050879.pdf
Application note	http://www.st.com/resource/en/application_note/DM00072315.pdf
Application note	http://www.st.com/resource/en/application_note/DM00073742.pdf
Application note	http://www.st.com/resource/en/application_note/DM00073853.pdf
Application note	http://www.st.com/resource/en/application_note/DM00080497.pdf
Application note	http://www.st.com/resource/en/application_note/DM00081379.pdf
Application note	http://www.st.com/resource/en/application_note/DM00115714.pdf
Application note	http://www.st.com/resource/en/application_note/DM00123028.pdf

Application note http://www.st.com/resource/en/application_note/DM00129215.pdf
Application note http://www.st.com/resource/en/application_note/DM00154959.pdf
Application note http://www.st.com/resource/en/application_note/DM00160482.pdf
Application note http://www.st.com/resource/en/application_note/DM00164538.pdf
Application note http://www.st.com/resource/en/application_note/DM00172465.pdf
Application note http://www.st.com/resource/en/application_note/DM00213525.pdf
Application note http://www.st.com/resource/en/application_note/DM00220769.pdf
Application note http://www.st.com/resource/en/application_note/DM00226326.pdf
Application note http://www.st.com/resource/en/application_note/DM00236305.pdf
Application note http://www.st.com/resource/en/application_note/DM00257177.pdf
Application note http://www.st.com/resource/en/application_note/DM00272912.pdf
Application note http://www.st.com/resource/en/application_note/DM00281138.pdf
Application note http://www.st.com/resource/en/application_note/DM00296349.pdf
Application note http://www.st.com/resource/en/application_note/DM00315319.pdf
Application note http://www.st.com/resource/en/application_note/DM00327191.pdf
Application note http://www.st.com/resource/en/application_note/DM00354244.pdf
Application note http://www.st.com/resource/en/application_note/DM00373474.pdf
Application note http://www.st.com/resource/en/application_note/DM00380469.pdf
Application note http://www.st.com/resource/en/application_note/DM00395696.pdf
Application note http://www.st.com/resource/en/application_note/DM00431633.pdf
Application note http://www.st.com/resource/en/application_note/DM00493651.pdf
Application note http://www.st.com/resource/en/application_note/DM00536349.pdf
Application note http://www.st.com/resource/en/application_note/DM00725181.pdf