


1Q


Design 3bit Asynchronous UP counter using T flipflops.

→ Binary Asynchronous counter
Count 0 to 7

3 Bit means 3 Flipflops needed
Total states : $2^3 = 8$



waveform




2) ~~Why~~ Why called as Ripple??

Beoz the clock pulse is applied to the first flip-flop and output of each flipflop act as clock for the next one, so the state changes propagate sequentially from one stage to next.

Therefore called as ripple effect.

3) if clock connection is connected as signal of 3 bit Async. Counter.

clock is triggered
posedge triggered



(7)

(6)

(5)

(4)


down counter.

4. Design a 3 bit up-down counter with a mode control input

$M=0$ (up counting) $\rightarrow$ CLK connected to Q
 $M=1$ (down counting) $\rightarrow$ CLK connected to $\overline{Q}$


first obtain combinational logic for up/down functionality

	M	Q	$\overline{Q}$	Y
up	0	0	0	0
	0	0	1	0
	0	1	0	1
	0	1	1	1
down	1	0	0	0
	1	0	1	1
	1	1	0	0
	1	1	1	1



$$Y = \overline{M}Q + M\overline{Q}$$


implement in between each flip-flops




5Q Design 3 bit ^{posedge triggered} Synchronous Counter

3 bit
∴ 3 flip flops
 $2^3 = 8$


P.S			N.S			Flip Flop input		
MSB Q_3	Q_2	LSB Q_1	Q_3^+	Q_2^+	Q_1^+	T_3	T_2	T_1
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1




$T_3 = Q_2 Q_1$



$T_2 = Q_1$



$T_1 = 1$



6. Why do we need input equations while designing Synchronous Counter?

→ if all T Flip Flops

$$T_1 = T_2 = T_3 = 1 \text{ (Set)}$$

then every clock edge all flip flops will change their state simultaneously as they all receives same clock edge

↑ 000
↑ 111
↑ 000

} producing incorrect sequence

Therefore, we derive input equations of each flip flops to achieve the desired counting sequence.

7. Why flip flops are in toggle state while designing Asynchronous Counter


→ The purpose is to produce a binary count sequence

000
001
010
011
100
101
110
111

$Q_3 Q_2 Q_1$

Q₁ toggles every clock cycles
Q₂ toggles every time Q₁ goes 1→0
Q₃ toggles every time Q₂ goes 1→0
this makes up count sequence

8 Q Why does an Asynchronous Counter produce glitches?



Suppose current state

$Q_3 \ Q_2 \ Q_1 \ Q_0$
0 1 1 1 (7)


after 10ns 0 1 1 0 → (6)
after 20ns 0 1 0 0 → (4)
after 30ns 0 0 0 0 → (0)
after 40ns 1 0 0 0 (8)

Intermediate states are wrong
∴ glitches

These glitches exist due to propagation delay of each flip flop

Each flip flop changes state at different time.

is a problem?




decoder expects (8) after (7)

But it briefly sees 01100
0100
0000
∴ activate wrong output
6, 4, 0 line instead of (8)
∴ false decoding

Counter

9. How does a synchronous counter solve this glitch problem?

→ All flipflops receive the same clock simultaneously.




They all have propagation delay so after 10ns they all change their state.

current state $\rightarrow 0111$ (7)

clock edges $\uparrow$

after 10ns



1 0 0 0 (8) all flipflops change their state at same time

Only 1 Propagation delay is seen

→ Although each flipflops still has (tpd) propagation delay, they all change their state at same time and settle to next state together after 1 propagation delay.

So, this helps in eliminating ripple induced glitches

10 Q If each flipflop has a propagation delay of 10ns.
 Max delay ?? for a 4 bit Ripple counter & 4 bit Synchronous Counter?

→ Asynchronous counter

clock must propagate through each flipflop

Once All receive clock, tpd of each ~~prop~~ accumulates late.

FF0 output change after 10ns

FF(1) " " 20ns


FF 2 " " 30ns

FF 3 " " 40ns

$$\begin{aligned} \text{Max delay} &= 40\text{ns} \\ &= n \times 10\text{ns} \\ &\quad \downarrow \\ &\quad 4 \end{aligned}$$

Synchronous

All flipflops receive same clock simultaneously



FF0 change
 FF1 change
 FF2 change
 FF3 change

$$\text{Max delay} = 10\text{ns}$$

Q if clock = 10MHz, output frequency of a 4 bit Synchronous Counter?

→ 4 bit means 4 flip-flops needed

$$\begin{aligned} \text{Total states} &\rightarrow 0 \text{ to } 2^4 - 1 \\ &= 0 \text{ to } 15 \end{aligned}$$

clarify
output
frequency.

→ frequency at Particular
flip flop output?

→ frequency at MSB bit?
(final stage)

clock	MSB	Q ₃	Q ₂	Q ₁	LSB	Q ₀
↑		0	0	0	0	0
↑		0	0	0	1	1
↑		0	0	1	0	0
↑		0	0	1	1	1
↑		0	1	0	0	0
↑		0	1	0	1	1
↑		0	1	1	0	0
↑		0	1	1	1	1
↑		1	0	0	0	0
↑		1	0	0	1	1
↑		1	0	1	0	0
↑		1	0	1	1	1
↑		1	1	0	0	0
↑		1	1	0	1	1
↑		1	1	1	0	0
↑		1	1	1	1	1

$$f_{Q_0} = ?$$

$$T_{Q_0} = 2T_{clk}$$

$$f_{Q_0} = \frac{f_{clk}}{2}$$

$$T_{Q_1} = 4T_{clk}$$

$$f_{Q_1} = \frac{f_{clk}}{4}$$

$$f_{Q_2} = \frac{f_{clk}}{8}$$

$$f_{Q_3} = \frac{f_{clk}}{16}$$

for n bit Counter (Binary)

$$f_{Q_n} = \frac{f_{clk}}{2^{n+1}}$$

12 Q if clock frequency = 10 MHz
output frequency of MSB bit for a
MOD 5 down counter?

→ $5 \ll 2^n$
 $5 \ll 2^3$ 3 bit needed
∴ 3 Flip Flops

But this Non Binary Asynchronous
counter, count Total 5 states

clk	Q ₂	Q ₁	Q ₀
↑	1	1	1
↓	1	1	0
↓	1	0	1
↓	1	0	0
↓	0	1	1

→ $f_{Q_0} = \frac{f_{clk}}{2}$

→ $f_{Q_1} = ?$

$T_{Q_1} = 5 T_{clk}$

$f_{Q_2} ?$ $f_{Q_1} = \frac{f_{clk}}{5}$

$T_{Q_2} = 5 T_{clk}$

$f_{Q_2} = \frac{f_{clk}}{5}$

for a MOD N counter

$$f_Q = \frac{f_{clk}}{N}$$

13 Q for a 4 bit Synchronous Counter What is MOD?

→ **Modulus of counter** = Total no. of unique states the counter goes to

4 bit

$$\therefore 2^4 = 16$$

MOD 16

To make it MOD 10

→ MOD 10 means count from 0 to 9

10
 11
 12
 13
 14
 15

} ~~we~~ should not count

so obtain reset signal
 ✓
 reset from 10 decimal Num.

$$(10)_{10} \rightarrow (1010)_2$$

~~1010~~

$$\text{reset} = Q_3 \overline{Q_2} Q_1 \overline{Q_0}$$

14 Q How many flipflops are needed for a MOD 32 up counter?

→ MOD 32 means counter starts from 0 to 31

$$32 \leq 2^n$$

$$\leq 2^5$$

5 flip flops


b) for MOD 20

$$20 \leq 2^n$$

$n=5 \rightarrow 5$ flipflops

$2^5 = 32$ states But counter

counts upto 19 ~~states~~



MOD N?

✓ Synchronous counter

JK flipflop characteristic

$$Q^+ = J\bar{Q} + \bar{K}Q$$

PS/NS 2 ff
 $Q_1 Q_0$ 2 Bit counter
 00
 01
 10
 11
 Total = 2^2
 States = 4


$$Q_1^+ = J_1 \bar{Q}_1 + \bar{K}_1 Q_1 = Q_0 \bar{Q}_1 + 0$$

$$Q_0^+ = \bar{Q}_1 \bar{Q}_0 + 0$$

for

$Q_1 Q_0$	$Q_1^+ Q_0^+$
PS	NS
00	01
01	10
10	00
11	00

3 used states



$\therefore \text{MOD } 3$

16 Q A 4 bit up-down counter is at state 1001

if mode = UP : next 3 states?
 mode = DOWN : next 3 states?

→ 4 bit → 4 Flipflops

Total state = $2^4 = 16$
 count from 0 to 15

Mode = UP

PS → 1001 = (9)₁₀
 N.S 1010 = (10)₁₀
 1011 = (11)₁₀
 1100 = (12)₁₀

Mode = down

PS → 1001 = (9)₁₀
 N.S 1000 = (8)₁₀
 0111 = (7)₁₀
 0110 = (6)₁₀

→ if counter state 1111
 ↓ wrap
 0000

if counter is at 0000
 ↓ overflows
 1111

Q How do you modify Upcounter To work as Down Counter?

Upcounter

000

001

010

011

100

101

110


111

000

Higher order
bits toggle when
Lower Bits
are 1

toggle

down counter



in down counter
Higher bit changes
when all Lower bits
become 0

1) If Asynchronous Counter

1) positive edge triggering

upcount $\rightarrow$ connected to
clock for next stage

down count $\rightarrow$ $\rightarrow$ clk

2) Negedge edge triggering

$\rightarrow$ clk gives upcount





$\rightarrow$ clk gives downcount

Q



Compare posedge triggered counter & negedge triggered counter?

→ 2 Bit Ripple up counter

(1) (-ve edge triggered) flipflops



(2) (+ve edge triggered flipflop)



→ Posedge triggered counter

↳ captures input data & can increment / decrement ^{state} on $\uparrow$ rising edge of clock

→ Negedge triggered counter.

↳ captures input data & can increment / decrement count value (state) on $\downarrow$ falling edge of clock

→ only difference is the clock transition moment they use to update their count values.

13 Q Why a negedge triggered counter selected as a default standard in Ripple Up counter?

→ Because the falling transition of previous flipflop's output naturally drives the next toggle.

Q Design BCD (decade) up counter ^{Ripple} Counter

$$10 \ll 2^n$$

$\therefore n=4$ 4bit $\rightarrow$ 4 FlipFlops need

decade counter count from 0 to 9

from 10, onwards $\rightarrow$ reset the decade counter.

$\therefore$ combinational logic required

CLK	MSB $Q_4 Q_3 Q_2 Q_1$	LSB Reset
-----	--------------------------	--------------

0	0 0 0 0	1
---	---------	---

1	0 0 0 1	1
---	---------	---

2	0 0 1 0	1
---	---------	---

3	0 0 1 1	1
---	---------	---

4	0 1 0 0	1
---	---------	---

5	0 1 0 1	1
---	---------	---

6	0 1 1 0	1
---	---------	---

7	0 1 1 1	1
---	---------	---

8	1 0 0 0	1
---	---------	---

9	1 0 0 1	1
---	---------	---

10	1 0 1 0	0 ✓
----	---------	-----


11	1 0 1 1	X
----	---------	---

12	1 1 0 0	X
----	---------	---




13	1 1 0 1	X
----	---------	---

14	1 1 1 0	X
----	---------	---

15	1 1 1 1	X
----	---------	---



or directly



Q BCD Synchronous up Counter.

PS	NS	FlipFlop inputs
$Q_4 Q_3 Q_2 Q_1$	$Q_4^+ Q_3^+ Q_2^+ Q_1^+$	$T_4 T_3 T_2 T_1$
0 0 0 0	0 0 0 1	0 0 0 1
0 0 0 1	0 0 1 0	0 0 1 1
0 0 1 0	0 0 1 1	0 0 0 1
0 0 1 1	0 1 0 0	0 1 1 1
0 1 0 0	0 1 0 1	0 0 0 1
0 1 0 1	0 1 1 0	0 0 1 1
0 1 1 0	0 1 1 1	0 0 0 1
0 1 1 1	1 0 0 0	1 1 1 1
1 0 0 0	1 0 0 1	0 0 0 1
1 0 0 1	0 0 0 0	1 0 0 1
1 0 1 0	X X X X	X X X X
1 0 1 1	X X X X	X X X X
1 1 0 0	X X X X	X X X X
1 1 0 1	X X X X	X X X X

$$Q_4^+ Q_3^+ Q_2^+ Q_1^+$$

FlipFlop inputs

T₄ T₃ T₂ T₁

Q 3 Bit up-down Synchronous Counter

M	PS			NS			FlipFlop input		
	Q_3	Q_2	Q_1	Q_3^+	Q_2^+	Q_1^+	T_3	T_2	T_1
Up count	0	0	0	0	0	1	0	0	1
	0	0	1	0	1	0	0	1	1
	0	1	0	0	1	1	0	0	1
	0	1	1	1	0	0	1	1	1
	0	0	0	1	0	1	0	0	1
	0	0	1	1	1	0	0	1	1
	0	1	0	1	1	1	0	0	1
	0	1	1	0	0	0	1	1	1
Down count	1	0	0	1	0	1	1	1	1
	1	0	1	0	0	0	0	0	1
	1	0	1	0	0	1	0	1	1
	1	0	1	1	1	0	0	0	1
	1	1	0	0	0	1	1	1	1
	1	1	0	1	0	0	0	0	1
	1	1	1	0	0	1	0	1	1
	1	1	1	1	0	0	0	0	1

$Q_3 \backslash Q_2 Q_1$	00	01	11	10
00			1	
01			1	
11	1			
10	1			


$$T_1 = 1$$

$$T_2 =$$

$Q_3 \backslash Q_2 Q_1$	00	01	11	10
00			1	
01			1	
11	1			
10	1			


$$T_3 = M \bar{Q}_2 \bar{Q}_1 + \bar{M} Q_2 Q_1$$

$$= M \bar{Q}_1 + \bar{M} Q_1$$



Q Design a 4 bit Ring Counter using D flipflops. Initial state = 1000 next 4 states?

→ Ring Counter is a shift register in which output of last flip-flop is fed back to the input of 1st FF.




$Q_3 Q_2 Q_1 Q_0$
 1000
 0001
 0010
 0100
 1000

freq of output = $\frac{f_{clk}}{4}$

n bit $\rightarrow$ n sequence length

Q Design a 4 bit Johnson Counter



initial
 $Q_3 Q_2 Q_1 Q_0$
 0000
 ↑ 0001
 ↑ 0011
 ↑ 0111
 ↑ 1111
 ↑ 1110
 ↑ 1100
 ↑ 1000
 ↑ 0000

✓ 8 unique states

for n bit (n FlipFlops)

Why $2n$ states?

→ 0's are shifted in until all FlipFlops become 1

→ All inverted 1's are shifted in until all FF become 0


Filling with 1's → n transition

Filling with 0's → n transition


$2n$

→ unused states = $2^n - 2n$
 Total used

Q 3bit shift Reg. using 2x1 MUX & D flip flop



(C=0) right shift $QA \rightarrow QB \rightarrow QC$
 (C=1) Left shift $QC \rightarrow QB \rightarrow QA$




Q 3bit Gray Counter

b → h

gray = ~~b~~ ~~h~~

b	h
000	000
001	001
010	011
011	010
100	110
101	111
110	101
111	100



3

PS			N.S			inputs			
MSB		LSB							
Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	D_2	D_1	D_0	Do
0	0	0	0	0	1	0	0	1	
0	0	1	0	1	1	0	1	1	
0	1	0	0	1	0	0	1	0	
0	1	1	1	1	0	1	1	0	
1	0	0	1	1	1	1	1	1	
1	0	1	1	0	1	1	0	1	
1	1	0	1	0	0	1	0	0	
1	1	1	0	0	0	0	0	0	

$D_2 =$

$Q_1 Q_0$	00	01	11	10
Q_2	0			1
Σ	1	1		1

$D_1 =$

$Q_1 Q_0$	00	01	11	10
Q_2	0	1	1	1
Σ	1	1		


$D_0 =$


$Q_1 Q_0$	00	01	11	10
Q_2	0	1	1	
Σ	1	1		

$$Q_2 Q_0 + Q_2 Q_1 + Q_2 (Q_1 Q_0)$$

$$Q_2 (\overline{Q_1} + \overline{Q_0}) + Q_2 (Q_1 Q_0)$$

$$Q_2 (\overline{Q_1 Q_0}) + \overline{Q_2} (Q_1 Q_0)$$





Ask yourself

↳ can combinational logic count ~~each~~ clock cycles?

∴ NO

only sequential circuit (FF, Counter, FSM, Register)

Requirement →

delay only falling edge of input

Hardware needed


falling edge detector

& bit counter


20
21
10
11

base d ① Counter design



$Q_2 Q_1$	Preset
00	0
01	0
10	1
11	X



$$\text{Preset} = Q_2$$



PS	NS	D_2	D_1
$Q_2 Q_1$	$Q_2 Q_1$		
00	01	0	1
01	10	1	0
10	X	X	X
11	X	X	X




② Without counter Based via Shift Register.

→ First fall edge detection

prev. prev. count out		
0	0	0
0	1	0
1	0	1
1	1	0

$$\text{fall edge} = \text{prev} \cdot (\text{count})$$




→ Now delay by 2 clock

Pass the pulse through 2 (D flip flops)

Q Design BCD counter 0 to 5555
using BCD decade counter


count 0 to 9 $\Rightarrow 10 \ll 2^4$ 4 Flip Flops
2 equate
 $\therefore$ 4 bits



0 to 5555 $\rightarrow$ 1000 $\ll 2^n$ 10 Flip Flops

if No BCD decade counter


But using BCD decade counter.






cascading of all BCD decade counter

~~MOD 10000~~
$$\text{MOD } 10 \times 10 \times 10 \times 10 = \text{MOD } 10000$$

Q Ring Counter implemented as




2 bit counter → 0 to 3



To generate 8 timing signals we need
3 bit Counter & 3x8 Decoder

Q 3 bit Counter then unused states?



Initial state $Q_2 \ Q_1 \ Q_0$
 $\begin{matrix} 0 & 0 & 0 \\ \uparrow & \uparrow & \uparrow \\ 1 & 1 & 1 \\ \uparrow & \uparrow & \uparrow \\ 0 & 0 & 0 \end{matrix}$

All 3 flip-flops will not receive updated value at a time

~~Q1~~ Q_1 ko Q_2 ki old value se cienne hoga gi

initial state $Q_2 \ Q_1 \ Q_0$

$\uparrow$	0	0	0	
$\uparrow$	1	0	0	— 4
$\uparrow$	1	1	0	— 6
$\uparrow$	1	1	1	— 7
$\uparrow$	0	1	1	— 3
$\uparrow$	0	0	1	— 1
$\uparrow$	0	0	0	— 0

length counting

Sequence

2^N

2×3


$= 6$

$(2^3) = 8$

Total 0 to 7 value

But 2, 5 are unused state

Q Design Synchronous Counter using D.F.F in sequence 0, 4, 2, 7, 0, 4, 2, 7



P.S			N.B			Input		
Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	D_2	D_1	D_0
0	0	0	1	0	0	1	0	0
1	0	0	0	1	0	0	1	0
0	1	0	1	1	1	1	1	1
1	1	1	0	0	0	0	0	0

$D_2 =$

Q_2	Q_1	Q_0	
0	0	0	1
0	1	0	
1	0	0	
1	1	1	1

$D_1 =$

Q_2	Q_1	Q_0	
0	0	0	
0	1	0	
1	0	0	1
1	1	1	

$$= \overline{Q_2} Q_0$$

$$= Q_2 \overline{Q_1} \overline{Q_0} + \overline{Q_2} Q_1 Q_0$$

$D_0 =$

Q_2	Q_1	Q_0	
0	0	0	
0	1	0	
1	0	0	1
1	1	1	

$$\overline{Q_2} Q_1 \overline{Q_0}$$

$$= \overline{Q_0} (Q_2 \overline{Q_1} + \overline{Q_2} Q_1)$$

$$= \overline{Q_0} (Q_2 \oplus Q_1)$$