


### **Performance Optimization**

#### Dirk Pleiter

PDC and CST | EECS | KTH

January 2023





Computational Patterns

Memory Access Optimization

Cache Blocking

(Auto-)Vectorization

2023-01-17 2/28



#### Computational Patterns

Memory Access Optimization

Cache Blocking

(Auto-) Vectorization

2023-01-17 3/28



#### **Introduction to Computational Dwarfs**

- Dwarf = An algorithmic method that captures a pattern of computation and communication
  - Terminology introduced in Krste Asanovic et al., "The Landscape of Parallel Computing Research: A View from Berkeley", 2006
  - Various dwarfs already identified in earlier work
- ► Goal: Identify commonalities between numerical applications to exploit common knowledge and experience about
  - Performance characteristics (e.g. arithmetic intensity)
  - ▶ Best-practices for implementation on a given architecture

2023-01-17 4/21



#### **Computational Dwarfs: Overview**

#### Dwarfs for HPC

- 1. Dense linear algebra
- 2. Sparse linear algebra
- 3. Spectral methods
- 4. N-body methods
- 5. Structured grids
- 6. Unstructured grids
- 7. MapReduce (Monte Carlo)

#### Other Dwarfs

- 8. Combinational logic
- 9. Graph traversal
- 10. Dynamic programming
- Back-track and branch + bound
- 12. Graphical models
- 13. Finite state machines

2023-01-17 5/28



- Applications perform periodic updates of regular, multi-dimensional grids
- ► Memory access features
  - Regular strided memory access
  - High spatial data locality, i.e. consecutive access to data that is close in memory
- Application areas
  - Heat transfer
  - Lattice Quantum Chromodynamics
  - Computational fluid dynamics using the Lattice Boltzmann Method

2023-01-17 6/28



# Computational Dwarf: Structured Grids (2/3)

Example: 2-dimensional Poisson equation

► Formulation in the continuum

$$-\frac{\partial^2 v(x,y)}{\partial x^2} - \frac{\partial^2 v(x,y)}{\partial y^2} = f(x,y)$$

Discretisation of 2nd-order derivative

$$-\frac{\partial^2 v(x,y)}{\partial x^2} \leftarrow \frac{2v_{i,j} - v_{i-1,j} - v_{i+1,j}}{h^2}$$


Discrete Poisson equaiton in 2 dimensions:

$$T v = h^2 f$$
 where  $T = \begin{pmatrix} 4 & -1 & 0 & \cdots \\ -1 & 4 & -1 & \cdots \\ \vdots & \vdots & \ddots \end{pmatrix}$ 

2023-01-17 7/28



#### Graphical representation of Tv:



#### Observations:

- Matrix T acts as a stencil operator
- ► Any element of vector *v* is reused 4 times <sup>®</sup> data locality

2023-01-17



#### Computational Dwarf: Dense Linear Algebra

 Data are densely populated matrices or vectors

- $\left(\begin{array}{cccc} 1 & 4 & 5 & 6 \\ 0 & 3 & 2 & 6 \\ 1 & 2 & 3 & 1 \\ 5 & 4 & 3 & 2 \end{array}\right) \left(\begin{array}{c} 1 \\ 2 \\ 3 \\ 4 \end{array}\right) = \left(\begin{array}{c} 48 \\ 36 \\ 18 \\ 30 \end{array}\right)$
- Typical memory access pattern:
   Unit-stride or fixed-stride regular sequential access
- **Example:**  $y_i \leftarrow \sum_j A_{ij} \cdot x_j$
- Popular library with dense linear algebra kernels: BLAS (Basic Linear Algebra Subprograms)
  - ▶ Different implementations available:
    - ▶ Open source: NETLIB BLAS, OpenBLAS, BLIS
    - Closed source: MKL (Intel), ESSL (IBM), Arm Performance Library (Arm)
  - Classification of operations
    - ▶ BLAS-1: scalar, vector and vector-vector
    - ► BLAS-2: matrix-vector
    - ► BLAS-3: matrix-matrix

2023-01-17 9/28



Computational Patterns

Memory Access Optimization

Cache Blocking

(Auto-)Vectorization

2023-01-17 10/28



#### **Digression: Memory Access Locality**

- ► Empirical observation: Programs tend to reuse data and instructions they have used recently
- Observation can be exploited to
  - Improve performance
  - Optimize use of more/less expensive memory
- Types of localities
  - Temporal locality: Recently accessed items are likely to be accessed in the near future
  - Spatial locality: Items whose addresses are near one another tend to be referenced close together in time

2023-01-17 11/28



#### Memory Access Locality: Example

```
1 double a[N][N], b[N][N];

2 3 for (i=0; i<N; i++)

4 for (j=1; j<N; j++)

5 a[i][j] = b[j-1][0] + b[j][0];
```

- Assume right-most index being fastest running index
- Temporal locality: b[j] [0]
- ▶ Spatial locality: a[i][j] and a[i][j+1] (j+1 < N)</p>

2023-01-17 12 / 28



# Memory Access Pattern Optimizations: Stride-1 Memory Access

- ► Assume *N* to be very large
- Question: Which of the codes written in C will be faster? Why?

2023-01-17 13/28



### Stride-1 Memory Access (cont.)

- ► Answer: Right code because of stride-1 memory access
  - During each inner loop iteration of the left code 2 new cache lines are accessed
  - Because N is large, cache lines will be evicted before being reused
- ► The arrays are mapped to memory as follows assuming a cache line size of 64 Byte:



cache line #0 ----- cache line #1 -----

2023-01-17 14/28



# Memory Access Pattern Optimizations: Indirect Memory Access

#### Example: Sum over neighbours

```
1 double a[N], b[N];
2 int nnb[N];
3 int nb[N][NNB_MAX];
4
5 for (int i = 0; i < N; i++) {
6  b[i] = 0;
7  for (int j = 0; j < nnb[i]; j++)
8  b[i] += a[nb[i][j]];
9 }</pre>
```

- Performance challenges
  - Memory latency becomes an issue as a[] can only be loaded after the load of nb[][] completed
  - Access to a[] likely not sequential with low stride
  - Vectorization of the code requires gather load instructions and the compiler auto-vectorizer may fail
- Possible optimizations strategies
  - ► Recompute index of neighbour
  - Improve spatial data locality by sorting data

2023-01-17 15/28



Computational Patterns

Memory Access Optimization

Cache Blocking

(Auto-)Vectorization

2023-01-17 16/28





#### **Cache Blocking**

- Cache blocking is a strategy where data structures or memory access patterns are changed such that capacity cache misses are reduced
  - Optimisation strategy sometimes also called loop tiling or loop blocking
- Example: Double-precision matrix-vector multiplication (BLAS-2)

$$y_i \leftarrow \sum_{j=0}^{N-1} A_{ij} x_j \quad (i = 0, ..., N-1)$$

- Advantage: x needs to be loaded only once per block
- ► Disadvantage: Non-linear read of A







```
1 double \times [N], y[N];
2 double A[N][N];
3
4 for (int ib = 0; ib < N/B; ib++)
5 {
    for (int i = 0; i < B; i++)
      v[ib*B+i] = 0.0;
8
    for (int jb = 0; jb < N/B; jb++)
      for (int i = 0; i < B; i++)
10
         for (int i = 0; i < B; i++)
11
12
           int ii = ib *B + i;
13
           int jj = jb*B + j;
14
           y[ii] += A[ii][jj] * x[jj];
15
16
17 }
```

2023-01-17 18/28




- Let B be the block size with  $B \leq N$  and N being a multiple of B
- ► Information exchange analysis:

$$I_{\mathrm{rf,rf}}(N,B) = [N + (N-1)] N \operatorname{Flop}$$
 $I_{\mathrm{mem,rf}}(N,B) = (N + N^2 + N \cdot N/B) \operatorname{8 Byte}$ 
 $AI = I_{\mathrm{rf,rf}}/I_{\mathrm{mem,rf}} \simeq (0.125 \dots 0.250) \operatorname{Flop/Byte}$ 

2023-01-17 19/28




- ▶ Results obtained for N = 16384 on Intel Xeon E5-2623 v3 using a single thread
  - Horizontal line shows results for no cache blocking
- Observations
  - Large number of nested loops generate a significant overhead
  - Up to 2× speed-up compared to no cache blocking
  - ► Best results are obtained for small block sizes with *B* = 8



023-01-17 20 / 28





- ► For small B number of L1 data cache misses drop as expected
- ► For large *B* number of L1 data cache misses drop due to memory pre-fetcher

2023-01-17 21/28



Computational Patterns

Memory Access Optimization

Cache Blocking

(Auto-)Vectorization

2023-01-17 22 / 28

- Single Instruction Multiple Data (SIMD) instructions exploit data-level parallelism by operating on data items in parallel
  - ► E.g., SIMD add

$$\begin{pmatrix} z_0 \\ z_1 \\ z_2 \\ z_3 \end{pmatrix} \leftarrow \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \end{pmatrix} + \begin{pmatrix} y_0 \\ y_1 \\ y_2 \\ y_3 \end{pmatrix}$$

- Example ISA:
  - ► Intel Streaming SIMD Extensions (SSE)
  - Intel Advanced Vector Extensions (AVX, AVX2, AVX512)
  - POWER ISA (VMX/AltiVec, VSX)
  - Armv7 NEON, Armv8, Arm SVE

2023-01-17 23/28



#### SIMD Programming: Auto-Vectorisation

**Auto-vectorisation** = Compiler capability to convert operations on scalars to operations on vectors

- Advantages:
  - Portable code
  - Programmer relieved from complex code transformations
- Disadvantage:
  - Only indirect control on code generation
  - Compiler may fail to identify vectorisation opportunities

023-01-17 24/28



## Auto-Vectorisation: Example (1/3)

■ daxpy (BLAS-1):  $\vec{y} \leftarrow \alpha \, \vec{x} + \vec{y}$ 1 #define N 1024

2 3 void daxpy(double\* x, double alpha, double\* y)

4 {
5 for (int i = 0; i < N; i++)
6 y[i] += alpha \* x[i];

Using GCC compiler in a verbose mode:

```
% gcc -03 -fopt-info -S daxpy1.c
...
daxpy1.c:6:21: optimized: loop vectorized using 16 byte vectors
daxpy1.c:6:21: optimized: loop versioned for vectorization because of possible
aliasing
daxpy1.c:3:6: note: vectorized 1 loops in function.
daxpy1.c:8:1: note: ***** Analysis failed with vector mode V2DF
daxpy1.c:8:1: note: ***** Skipping vector mode V16QI, which would repeat the
analysis for V2DF
```

► Compiler generates additional code to check possible aliasing issues at run-time

2023-01-17 25/28



## Auto-Vectorisation: Example (2/3)

- For daxpy we know that  $\vec{x}$  and  $\vec{y}$  are stored in different memory locations
- Use the restrict qualifier to inform the compiler about this:

```
1 #define N 1024
2
3 void daxpy(double* restrict x, double alpha, double* restrict y)
4 {
5    for (int i = 0; i < N; i++)
6      y[i] += alpha * x[i];
7 }</pre>
```

Recompiling modified code:

```
% gcc -03 -fopt-info -S daxpy1.c
...
daxpy2.c:6:21: optimized: loop vectorized using 16 byte vectors
daxpy2.c:3:6: note: vectorized 1 loops in function.
daxpy2.c:8:1: note: ***** Analysis failed with vector mode VOID
```

2023-01-17 26 / 28



## Auto-Vectorisation: Example (3/3)

Assembler generated for the Kunpeng 920 processor:

```
daxpy:
LFB0 ·
        .cfi_startproc
                v2.2d, v0.d[0]
        dup
        mov
               ×2.0
        .p2align 3..7
. L2:
               q0, [x1, x2]
        ldr
        ldr q1, [x0, x2]
        fmla v0.2d, v2.2d, v1.2d
        str q0, [x1, x2]
        add \times 2, \times 2, 16
        cmp
              x2. 8192
        bne
                . L2
        ret
        .cfi_endproc
```

- ► Advice for reading the assembler:
  - ► Code uses 128-bit SIMD registers (suffix .2d)
  - ► Address pointer stored in register x2 is incremented by 16 Byte in each loop iteration

2023-01-17 27/28



# Finish with a Simple Architecture: Leibniz' Reckoner



[Museum Schloss Herrenhausen]

2023-01-17 28 / 28