


## **Performance Analysis**

#### **Dirk Pleiter**

PDC and CST | EECS | KTH

January 2023





Introduction to Performance

Performance Measurement

2023-01-17 2/3



Introduction to Performance

Performance Measurement

2023-01-17 3/3:

# Performance


- ► Reliable measure of **performance** = amount of work execution time
- Execution time = time to execute a particular amount of work
- Ambigiouties in the definition of execution time:
  - ► Wall-clock time = latency to complete task
  - Resource occupation time, e.g. CPU time

2023-01-17 4/32



## Bandwidth or Throughput vs. Latency

- Definition bandwidth or throughput
  - ▶ Bandwidth = amount of items passing a particular interface per time unit
  - ► Throughput = amount of work done in a given time
- ▶ Definition latency (or response time)  $\Delta t =$  Time between events indicating start of a task/operation and the event signaling its completion
- Example: Memory read operation



- ► Bandwidth: Amount of data passing memory interface per time unit
- ► Latency: Time from starting memory read operation until last data item arrived in register file


2023-01-17 5/3



## Latency-Bandwidth Model

- Simple model describing latency  $\Delta t$  as a function of the information exchange I
- ► Model parameters:
  - Start-up latency  $\lambda$  = Time between event trigger and start of arrival of response
  - **Bandwidth**  $\beta$ : Parametrizes time to exchange information I
- ► Model:

$$\Delta t(I) = \lambda + \frac{I}{\beta}$$



6/32


2023-01-17




# Latency-Bandwidth Model (2)

- **Effective bandwidth**  $\tilde{b} = I/\Delta t(I)$
- Example: Read I Bytes from memory or network

$$\Delta t(I) = \lambda + rac{I}{eta} \quad \Rightarrow \quad ilde{b}(I) = \left(rac{\lambda}{I} + rac{1}{eta}
ight)^{-1}$$





2023-01-17 7/3:



## **Information Exchange Function**

- ► A computation implies that information is transferred from a storage device *x* to a storage device *y*.
- ► Information Exchange Function:

```
I_{x,y}^k(W) = data transferred between computer subsystems for specific computation k
```


```
    x ... source storage device (e.g. memory)
    y ... destination storage device (e.g. register file)
    W ... problem size/work-load
```

2023-01-17 8 / 32



# Information Exchange Model

- ► Machine = Set of interconnected devices
  - Storage devices
  - Processing/transport devices
- Storage devices
  - Examples: Memory, register file, cache
  - ightharpoonup Parameters: Storage size  $\sigma$
- Processing/transport devices
  - Examples: Arithmetic pipeline, bus
  - lacktriangle Parameters: bandwidth/throughput eta, startup latency  $\lambda$
- Graphical representation
  - Vertices = Storage devices
  - Edges = Processing/transport devices



9/32



# Information Exchange Model: Latency Predictions

Ansatz to predict latency:

$$\Delta t_{x,y}^k \simeq \lambda_{x,y} + I_{x,y}^k/\beta_{x,y}$$

#### Example:



arithmetic unit

register file

$$\triangleright$$
 x, y = R

- $\triangleright \beta_{R,R}$  = throughput arithmetic unit
- ▶  $I_{x,y}^k$  = number of input (or output) operands

Beware of limitations of this ansatz:

- Transfer mechanism may depend on task size N
- ▶ Bandwidth changes due to resource congestion is ignored

2023-01-17 10/32



# Information Exchange Model: Simple Example (1/2)

- Example operation:  $y_i \leftarrow \alpha \cdot x_i \ (i = 1, ..., N)$  $x_i, y_i ...$  vectors of single precision floating-point numbers  $\alpha$  ... single-precision floating-point number
- ► Information exchange:

load $x$ , store $y$	$I_{\text{mem}} = N \cdot (4+4)  \text{Bytes}$
multiply $\alpha$ and $x$	$I_{\mathrm{fp}} = N \cdot 1 \operatorname{Flop}$

Assume the following hardware parameters:

Memory bandwidth	$eta_{ m mem}=1{ m Byte/clock}$ cycle	
Floating-point unit throughput	$eta_{ m fp}=1{\sf Flop/clock}$ cycle	

► Latency predictions (ignoring start-up latency):

$\Delta t_{ m mem}$	$N \cdot 8$ clock cycles
$\Delta t_{ m fp}$	$N \cdot 1$ clock cycles

2023-01-17 11/3:

# Information Exchange Model: Simple Example (2/2)

#### Latency for full operation:

▶ No overlap of memory load/store and arithmetic operations:

$$\Delta t(N) = \Delta t_{\rm mem} + \Delta t_{\rm fp} = N \cdot 9 \, {
m cycle}$$

Perfect overlap of memory load/store and arithmetic operations:

$$\Delta t(N) = \max(\Delta t_{\text{mem}}, \Delta t_{\text{fp}}) = N \cdot 8 \text{ cycle}$$

Memory bandwidth limited problem

2023-01-17 12 / 3:



## **Arithmetic Intensity**

Arithmetic Intensity =

[H. Harris, 2005]

$${
m AI} = rac{{
m Number~of~floating\text{-}point~operations}}{{
m Amount~of~transferred~data}} = rac{I_{
m fp}}{I_{
m mem}}$$

ightharpoonup Example:  $y_i \leftarrow \alpha \cdot x_i$ 

$$\mathrm{AI} = \dfrac{1\,\mathsf{Flop}}{8\,\mathsf{Bytes}}$$
 single-precision 
$$\mathrm{AI} = \dfrac{1\,\mathsf{Flop}}{16\,\mathsf{Bytes}}$$
 double-precision

2023-01-17 13/3

## Roofline Model (1/2)

[S. Williams et al., 2009]

Floating-point and memory performance limits:

$$b_{\mathrm{fp}} \leq B_{\mathrm{fp}}, \quad b_{\mathrm{mem}} \leq B_{\mathrm{mem}}$$

Upper limit for latency assuming perfect overlap of memory and arithmetic operations assuming the latency-bandwidth model to hold with start-up latencies:

$$\Delta t = \max\left(\frac{\textit{I}_{\text{fp}}}{\textit{b}_{\text{fp}}}, \frac{\textit{I}_{\text{mem}}}{\textit{b}_{\text{mem}}}\right) \geq \max\left(\frac{\textit{I}_{\text{fp}}}{\textit{B}_{\text{fp}}}, \frac{\textit{I}_{\text{mem}}}{\textit{B}_{\text{mem}}}\right)$$


 Upper limit (=roof) for floating-point performance ("attainable performance")

$$b_{ ext{fp}} = rac{I_{ ext{fp}}}{\Delta t} \leq \min\left(B_{ ext{fp}}, rac{I_{ ext{fp}}}{I_{ ext{mem}}} B_{ ext{mem}}
ight) = \min\left(B_{ ext{fp}}, ext{AI} \cdot B_{ ext{mem}}
ight)$$

2023-01-17

## Roofline Model (2/2)

Example:  $y_i \leftarrow \alpha \cdot x_i$ 



2023-01-17



Introduction to Performance

Performance Measurement

2023-01-17 16/3



### Performance measurement

- Types
  - Profiling

Characterize behaviour of an application in terms of aggregate performance metrics

- Example: Average time spent in subroutine
- Sampling

Creation of profies by means of period or random probing of performance numbers independently of the current state of application execution.

- ► Event-tracing

  Generate list of event records comprising of time stamp, location, type information, event-specific information
- ➤ Typically additional instructions need to be inserted into program ("instrumentation")

2023-01-17 17/3



# Performance Measurement (2)

- ► Hardware support for performance measurement
  - Modern processors provide hardware counters organised in a Performance Monitoring Unit (PMU)

**Hardware counters** = Small set of registers that count events

- Typical events
  - Clock tick
  - Cache miss
  - Instruction scheduled
- ► Issues related to performance measurement
  - Code instrumentation may impact performance
  - Accessibility of hardware counters
    - Typically support from kernel is required
    - System-wide services may be used for collecting data

Management of large event traces

023-01-17 18/32

#### Example: Intel Nehalem architecture

Core clock cycle	$300-500\mathrm{ps}$
L1 cache access latency	$\sim 5\mathrm{cycles}$
L2 cache access latency	$\sim 10\mathrm{cycles}$
L3 cache access latency	$\sim 30-50\mathrm{cycles}$
Memory access latency	$200-300\mathrm{cycles}$

 $m extbf{N}$  Need time resolution  $\ll 1\,\mu{
m sec}$ 

2023-01-17

# KTH

### **Time Measurement**

- ► /usr/bin/time
  - Wall, user, system time
  - Resolution given by ticks per second: sysconf(\_SC\_CLK\_TCK) typically: 10 ms
- clock\_gettime(clockid\_t, struct timespec \*)
  - Support for different clocks, recommended to use
     CLOCK\_PROCESS\_CPUTIME\_ID or CLOCK\_THREAD\_CPUTIME\_ID
  - Returns current clock as structure

```
struct timespec {
    time_t tv_sec; /* seconds */
    long tv_nsec; /* nanoseconds */
};
```

Include file time.h and link with -lrt

20/3:



### **Performance Tools: PAPI**

#### **PAPI** = Performance Application Programming Interface

- Developed at University of Tennessee
- De facto standard to interface with PMU on various architectures
  - Examples: Intel Xeon, Xeon Phi; AMD; IBM POWER; Arm
- Selected counters supported by PAPI:

PAPI_TOT_CYC	Total cycles
PAPI_TOT_INS	Instructions completed
$PAPI\_FP\_INS$	Floating point instructions
PAPI_L1_DCM	Level 1 data cache misses
PAPI_L2_DCM	Level 2 data cache misses
PAPI_L3_DCM	Level 3 data cache misses
PAPI_BR_INS	Branch instructions
PAPI_BR_MSP	Conditional branch instructions mispredicted

21/3:



## **PAPI: Example Code**

```
1 #include < stdlib.h>
2 #include <stdio.h>
3 #include <papi.h>
5 # define N 10000
6 double a[N], b[N];
8 void kernel() {
     for (int i = 0; i < N; i++)
       b[i] = a[i] + 0.1:
10
11 }
12
13
14 int main() {
    // Start measurement
15
16
     if (PAPI_hl_region_begin("kernel") != PAPI_OK)
17
       exit (1);
18
19
    // Some kernel
20
     kernel();
21
22
    // Read counters
23
     if (PAPI_hl_region_end("kernel") != PAPI_OK)
24
       exit (1);
25
26
     return 0;
27 }
```

2023-01-17 22/32



## **PAPI: Example Execution**

#### Compile example program:

```
% gcc -o ex.x ex.c -lpapi
```

#### Execute example program:

```
% export PAPI_EVENTS="PAPI_TOT_CYC,PAPI_LD_INS"
% export PAPI_OUTPUT_DIRECTORY="."
% ./ex.x
```

```
"papi_version":"7.0.0.0",
"cpu_info":" Hisilicon Kunpeng",
"max_cpu_rate_mhz":"2600",
" min_cpu_rate_mhz ":" 200" ,
"event_definitions":{
  "PAPI_TOT_CYC": {
    "component": "perf_event",
    "type":"delta"
  "PAPI_LD_INS": {
    "component": "perf_event",
    "type":" delta"
     regions":{
         name":" kernel".
        "parent_region_id":"-1",
        "cycles":"5293",
        "real_time_nsec":"50140".
        "PAPI_TOT_CYC": "106057",
        "PAPI LD INS": "61411"
```

2023-01-17 23/32



## **PAPI: Example Performance Analysis**

kernel:

- For N=10000 loop iterations we measured  $N_{\rm ld}=61411$  $\Rightarrow n_{\rm ld}=N_{\rm ld}/N\simeq 6$
- Inspection of the assembler code: Number of load instructions per loop iteration is n<sub>ld</sub> = 6
  - ► Tip: Use gcc -S ex.c to obtain the assembler code
- ► Inspection of the C code: Only need to load a[i], i.e. the optimum would be n<sub>id</sub> = 1

```
. LFB6:
        . cfi_startproc
                sp. sp. #16
        .cfi_def_cfa_offset 16
                wzr, [sp, 12]
                12
13.
        adrp
                x0. a
        add
                x0. x0. :lo12:a
        ldrsw
                x1, [sp, 12]
                d0, [x0, x1, IsI 3]
        ldr
                ×0 , .LC0
        adrp
                d1, [x0, #:lo12:.LC0]
        ldr
                d0. d0. d1
        fadd
        adro
                x0. b
                x0. x0. :lo12:b
        add
        ldrsw
                x1, [sp, 12]
                d0, [x0, x1, IsI 3]
                w0. [sp. 12]
        ldr
                w0. w0. 1
        add
                w0, [sp. 12]
        str
. L2:
        ldr
                w1, [sp, 12]
                w0. 9999
        mov
                w1, w0
        cmp
                13
        hle
        nop
        nop
        hha
                sp. sp. 16
        cfi def cfa offset O
        ret
```

2023-01-17 24/32



## PAPI: Example Execution (Optimized)

# Compile example program with more optimizations enabled:

```
\% gcc -03 -o ex-03.x ex.c -lpapi
```

#### Execute example program:

```
% export PAPI_EVENTS="PAPI_TOT_CYC,PAPI_LD_INS"
% export PAPI_OUTPUT_DIRECTORY="."
% ./ex-03.x
```

```
"papi_version":"7.0.0.0",
cpu_info": "Hisilicon Kunpeng",
" max_cpu_rate_mhz":"2600",
" min_cpu_rate_mhz ":" 200" ,
"event_definitions":{
 "PAPI_TOT_CYC": {
    "component": "perf_event",
    "type":"delta"
  "PAPI_LD_INS": {
    "component": "perf_event",
    "type":" delta"
     regions":{
         name": "kernel".
        "parent_region_id":"-1",
        "cvcles":"2500",
         real_time_nsec": "22840".
        "PAPI_TOT_CYC":"40591",
        "PAPI LD INS": "6297"
```

2023-01-17 25/32



# PAPI: Example Performance Analysis (Optimized)

- For N=10000 loop iterations we measured  $N_{\rm ld}=6297$  $\Rightarrow n_{\rm ld}=N_{\rm ld}/N\simeq 0.5$
- Inspection of the assembler code: Number of load instructions per loop iteration is n<sub>ld</sub> = 1
- Question: Why do we observe less load instructions than expected?

```
kernel.
. LFB22:
        . cfi_startproc
                 ×0 . . LC0
        adro
                 x2. b
                 x1. a
        adrp
                 x3. 14464
        mov
                 x2. x2. : lo12:b
        add
        add
                 x1. x1, : lo12:a
                 q1, [x0, #:lo12:.LC0]
        ldr
        movk
                 x3. 0x1. |s| 16
        mov
                 ×0.0
        .p2align 3..7
12.
                 q0, [x1, x0]
        ldr
        fadd
                 v0.2d, v0.2d, v1.2d
                 a0. [x2. x0]
        str
                 x0. x0. 16
        hhs
                 ×0, ×3
        cmp
                 12
        hne
        ret
```

2023-01-17 26/32



### **Performance Tools: Perf**

- - Uses the Performance Counters for Linux (PCL)
  - Listing of available events: perf list
  - Example usage:

```
% perf stat ./ex-03.x

Performance counter stats for './ex-03.x':

64.14 msec task-clock:u
0 context-switches:u
cpu-migrations:u
page-faults:u
cycles:u
14,067,551
<not supported>branches:u
branches:u
branches:u
0.087801579 seconds time elapsed
0.000000000 seconds user
0.064650000 seconds sys
```

Linux perf\_events Event Sources Tracepoints Tracing cycles Operating System tank: instructions signal branch-\* timer: workqueue LLC-\* Virtual - vmacan writehack: mem-store Software Events cpu-clock page-faults cs migrations minor-faults major-faults

0.731 CPUs utilized

insn per cycle

0.000 /sec

0.000 /sec

919.801 /sec

```
Question: Why is execution time much larger compared to
PAPI measurements?
```

2023-01-17 27/3



### Performance Tools: Scalasca

#### Scalasca

- Developed by FZ Jülich and TU Darmstadt
  - Some functionality became part of a framework developed with other partners
- Open source code that supports various platforms
- Support for different C, C++, and Fortran compilers
- ▶ Performance measurements require the following steps:
  - 1. Tools-based code instrumentation
  - 2. Performance measurements during code execution

3. Analysis of performance results

2023-01-17 28/32



### **Scalasca: Code Instrumentation**

- Tools-based code instrumentation is meanwhile done using Score-P
  - ► For more information see https://www.vi-hps.org/projects/score-p/
- ➤ To instrument your code, prefix the compile command with skin
- Example:

% skin gcc -o ex-nopapi.x ex-nopapi.c

2023-01-17 29/32



### **Scalasca: Code Execution**

- ► To measure performance, prefix the execution command with scan
- Example:

```
% scan ./ex-nopapi.x
S=C=A=N: Scalasca 2.6 runtime summarization
S=C=A=N: ./scorep_ex-nopapi_0_sum experiment archive
S=C=A=N: Sun Jan 15 12:51:16 2023: Collect start
./ex-nopapi.x
S=C=A=N: Sun Jan 15 12:51:17 2023: Collect done (status=0) 1s
S=C=A=N: ./scorep_ex-nopapi_0_sum complete.
```

- Measurement files have been created in ./scorep\_ex-nopapi\_0\_sum
- ► To include PAPI counter measurements, define the environment variable SCOREP METRIC PAPI:

```
% export SCOREP_METRIC_PAPI="PAPI_TOT_CYC,PAPI_LD_INS"
% skin gcc -o ex-nopapi.x ex-nopapi.c
```


2023-01-17 30/32



## **Scalasca: Performance Analysis**

Options for analysing statistics collected in profile.cubex:


- ► CLI cube stat
- ► GUI cube



2023-01-17 31/32



# Finish with an Architecture from Turing: Bombe



[United Kingdom Government, 1945]

2023-01-17 32/32