University of Moratuwa

Department of Electronic & Telecommunication Engineering

UART implementation in FPGA

GAMIDU A.G.D. 200179H GUNAWARDENA M.N. 200201V HAPUTHANTHRI H.H.A.M. 200207U

RTL code for UART

```
module uart(
                           input wire [7:0] data in, //input data
                           input wire wr en,
                           input wire clear,
                           input wire clk_50m,
                           output wire Tx,
                           output wire Tx busy,
                           input wire Rx,
                           output wire ready,
                           input wire ready clr,
                           output wire [7:0] data out,
                           output [7:0] LEDR,
                           output wire Tx2//output data
                           );
assign LEDR = data in;
assign Tx2 = Tx;
wire Txclk en, Rxclk en;
baudrate uart baud(.clk 50m(clk 50m),
                    .Rxclk en(Rxclk en),
                    .Txclk en(Txclk en)
);
transmitter uart Tx(.data in(data in),
                    .wr en(wr en),
                    .clk 50m(clk 50m),
                    .clken(Txclk en), //We assign Tx clock to enable clock
                    .Tx(Tx),
                    .Tx_busy(Tx_busy)
                    );
```

```
receiver uart Rx(
                   .Rx(Rx),
                   .ready(ready),
                   .ready clr(ready clr),
                   .clk 50m(clk 50m),
                   .clken(Rxclk en), //We assign Tx clock to enable clock
                   .data(data out)
                   );
endmodule
module baudrate (input wire clk 50m,
                  output wire Rxclk en,
                  output wire Txclk en
parameter RX ACC MAX = 50000000 / (115200 * 16);
parameter TX ACC MAX = 50000000 / 115200;
parameter RX ACC WIDTH = $clog2(RX ACC MAX);
parameter TX ACC WIDTH = $clog2(TX ACC MAX);
reg [RX ACC WIDTH - 1:0] rx acc = 0;
reg [TX ACC WIDTH - 1:0] tx acc = 0;
assign Rxclk en = (rx acc == 5'd0);
assign Txclk en = (tx acc == 9'd0);
always @(posedge clk 50m) begin
      if (rx acc == RX ACC MAX[RX ACC WIDTH - 1:0])
            rx acc <= 0;
      else
            rx acc <= rx acc + 5'b1; //increment by 00001
end
always @(posedge clk 50m) begin
      if (tx acc == TX ACC MAX[TX ACC WIDTH - 1:0])
            tx acc \le 0;
      else
            tx acc <= tx acc + 9'b1; //increment by 000000001
end
endmodule
module receiver (input wire Rx,
                                      output reg ready,
                                      input wire ready clr,
                                      input wire clk 50m,
                                      input wire clken,
                                      output reg [7:0] data
                                      );
initial begin
      ready = 1'b0;
      data = 8'b0;
```

```
parameter RX STATE START
                                = 2'b00;
parameter RX STATE DATA
                                       = 2'b01;
                                       = 2'b10:
parameter RX_STATE_STOP
reg [1:0] state = RX STATE START;
reg [3:0] sample = 0;
reg [3:0] bit pos = 0;
reg [7:0] scratch = 8'b0;
always @(posedge clk 50m) begin
      if (ready clr)
             ready <= 1'b0;
      if (clken) begin
            case (state)
             RX_STATE_START: begin
                   if (!Rx || sample != 0)
                          sample <= sample + 4'b1;
                   if (sample == 15) begin
                          state <= RX STATE DATA;
                          bit pos \leq 0:
                          sample \leq 0;
                          scratch <= 0;
                   end
             end
             RX_STATE_DATA: begin
                   sample <= sample + 4'b1;
                   if (sample == 4'h8) begin
                          scratch[bit pos[2:0]] <= Rx;
                          bit pos \leq bit pos + 4'b1;
                   end
                   if (bit pos == 8 && sample == 15)
                          state <= RX_STATE_STOP;</pre>
             end
             RX STATE STOP: begin
                   if (sample == 15 || (sample >= 8 && !Rx)) begin
                          state <= RX STATE START;
                          data <= scratch;
                          ready <= 1'b1;
                          sample \leq 0;
                   end
                   else begin
                          sample <= sample + 4'b1;
                   end
            end
```

```
default: begin
                    state <= RX STATE START;
             end
             endcase
      end
end
endmodule
module transmitter( input wire [7:0] data in, //input data as an 8-bit regsiter/vector
                                                input wire wr en, //enable wire to start
                                               input wire clk 50m,
                                                input wire clken, //clock signal for the
transmitter
                                                output reg Tx, //a single 1-bit register
variable to hold transmitting bit
                                               output wire Tx busy //transmitter is busy
signal
                                                );
initial begin
       Tx = 1'b1; //initialize Tx = 1 to begin the transmission
end
//Define the 4 states using 00,01,10,11 signals
parameter TX STATE IDLE
                                  = 2'b00;
parameter TX STATE START
                                  = 2'b01;
parameter TX STATE DATA
                                  = 2'b10:
parameter TX STATE STOP
                                  = 2'b11;
reg [7:0] data = 8'h00; //set an 8-bit register/vector as data,initially equal to 00000000
reg [2:0] bit pos = 3'h0; //bit position is a 3-bit register/vector, initially equal to 000
reg [1:0] state = TX STATE IDLE; //state is a 2 bit register/vector, initially equal to 00
always @(posedge clk 50m) begin
      case (state) //Let us consider the 4 states of the transmitter
      TX STATE IDLE: begin //We define the conditions for idle or NOT-BUSY state
             if (~wr en) begin
                    state <= TX STATE START; //assign the start signal to state
                    data <= data in; //we assign input data vector to the current data
                    bit pos <= 3'h0; //we assign the bit position to zero
             end
      end
      TX STATE START: begin //We define the conditions for the transmission start
state
             if (clken) begin
                    Tx \le 1'b0; //set Tx = 0 after transmission has started
                    state <= TX STATE DATA;
```

```
end
      end
      TX STATE DATA: begin
             if (clken) begin
                    if (bit pos == 3'h7)
                          state <= TX STATE STOP;
                    else
                          bit pos <= bit pos + 3'h1; //increment the bit position by 001
                    Tx <= data[bit pos];
             end
      end
      TX_STATE_STOP: begin
             if (clken) begin
                    Tx \le 1'b1; //set Tx = 1 after transmission has ended
                   state <= TX STATE IDLE;
             end
      end
      default: begin
             Tx \le 1'b1; // always begin with Tx = 1 and state assigned to IDLE
             state <= TX STATE IDLE;
      end
      endcase
end
assign Tx_busy = (state != TX_STATE_IDLE);
endmodule
Testbench
module uart_TB();
reg [7:0] data = 2'b11;
reg clk = 0;
reg enable = 0;
wire Tx busy;
wire rdy;
wire [7:0] Rx data;
wire loopback;
reg ready clr = 0;
uart test uart(.data in(data),
```

```
.wr en(enable),
                                  .clk_50m(clk),
                                  .Tx(loopback),
                                 .Tx busy(Tx busy),
                                 .Rx(loopback),
                                  .ready(ready),
                                 .ready clr(ready clr),
                                  .data out(Rx data)
                                 );
initial begin
      $dumpfile("uart.vcd");
      $dumpvars(0, uart TB);
      enable <= 1'b1;
      #2 enable <= 1'b0;
end
always begin
      #1 clk = \simclk;
always @(posedge ready) begin
      #2 ready clr <= 1;
      #2 ready clr <= 0;
      if (Rx_data != data) begin
             $display("FAIL: rx data %x does not match tx %x", Rx data, data);
             $finish;
      end
      else begin
             if (Rx_data == 8'h2) begin //Check if received data is 11111111
                    $display("SUCCESS: all bytes verified");
                    $finish;
             end
             data <= data + 1'b1;
             enable <= 1'b1;
             #2 enable <= 1'b0;
      end
end
endmodule
```

FPGA Implementation



