





VLSI DESIGN AND AUTOMATION SUMMER INTERNSHIP



WEEK 4 SUBMISSION

RESOURCE : [WEEK 4](#) (ENC,NETLIST and DATA files are here)


FSM (Finite State Machine) – Sequence Detector 1011













Combination Circuit – Full Adder











Sequential Circuit – Traffic Light Control







PRIYANSHU AGGARWAL 22102236