

Toshiba 8X MCU

Instruction Set Table Instruction OpCode Matrix Registers and Control Bit Assignments

*based on M68HC11 reference datasheet manual
based on tdis.pl by Greg Kunyavsky*

*by David Sobon <dsobon+supramania@gmail.com>
v0.01 (30-Apr-2011)*

Index

Instructions								
add	1
branch, jmp, jsr, ret, wait	2
cmp	3
ld	4
and, or, xor, com	5
inc, dec, clr, set	6
sub, neg, adj, cmpz	7
st, push, pull	8
mov, xch, mul, div	9
rotate, shift	10
Instruction OpCode Matrix								11
Registers								12

<i>D8X Name</i>	<i>D8X OpCo</i>	<i>6811 Name</i>	<i>6811 OpCo</i>	<i>Desc</i>	<i>Addr Mode</i>	<i>Example</i>	<i>H</i>	<i>I</i>	<i>N</i>	<i>Z</i>	<i>V</i>	<i>C</i>
bra	0x40	BRA	0x20	if (1 == 1) then BRANCH	REL	bra 0xXX	-	-	-	-	-	-
brn	0x41	BRN	0x21	if (1 == 0) then BRANCH	REL	brn 0xXX	-	-	-	-	-	-
bgt	0x42	BHI	0x22	if (C + Z == 0) then BRANCH	REL	bgt 0xXX	-	-	-	-	-	-
ble	0x43	BLS	0x23	if (C + Z == 1) then BRANCH	REL	ble 0xXX	-	-	-	-	-	-
bcc	0x44	BCC	0x24	if (C == 0) then BRANCH	REL	bcc 0xXX	-	-	-	-	-	-
bcc	0x44	BHS	0x24	if (C == 0) then BRANCH	REL	bcc 0xXX	-	-	-	-	-	-
becs	0x45	BLO	0x25	if (C == 1) then BRANCH	REL	becs 0xXX	-	-	-	-	-	-
becs	0x45	BCS	0x25	if (C == 1) then BRANCH	REL	becs 0xXX	-	-	-	-	-	-
bne	0x46	BNE	0x26	if (Z == 0) then BRANCH	REL	bne 0xXX	-	-	-	-	-	-
beq	0x47	BEQ	0x27	if (Z == 1) then BRANCH	REL	beq 0xXX	-	-	-	-	-	-
bvc	0x48	BVC	0x28	if (V == 0) then BRANCH	REL	bvc 0xXX	-	-	-	-	-	-
bvs	0x49	BVS	0x29	if (V == 1) then BRANCH	REL	bvs 0xXX	-	-	-	-	-	-
bpz	0x4A	BPL	0x2A	if (N == 0) then BRANCH	REL	bpz 0xXX	-	-	-	-	-	-
bmi	0x4B	BMI	0x2B	if (N == 1) then BRANCH	REL	bmi 0xXX	-	-	-	-	-	-
bge	0x4C	BGE	0x2C	if (N ^ V == 0) then BRANCH	REL	bge 0xXX	-	-	-	-	-	-
blta	0x4D	BLT	0x2D	if (N ^ V == 1) then BRANCH	REL	blta 0xXX	-	-	-	-	-	-
bgta	0x4E	BGT	0x2E	if ((Z + N ^ V) == 0) then BR	REL	bgta 0xXX	-	-	-	-	-	-
blea	0x4F	BLE	0x2F	if ((Z + N ^ V) == 1) then BR	REL	blea 0xXX	-	-	-	-	-	-
tbbs	0x37	BRCLR	0x13	if (\$xx.bit# == 0) then BRANCH	DIR	tbbs bit.#, \$xx, 0x..	-	-	-	-	-	-
---	---	BRCLR	0x1F	---	IND,X	---	-	-	-	-	-	-
---	---	BRCLR	0x1F	---	IND,Y	---	-	-	-	-	-	-
tbbs	0x35	BRSET	0x12	if (\$xx.bit# == 1) then BRANCH	DIR	tbbs bit.#, \$xx, 0x..	-	-	-	-	-	-
---	---	BRSET	0x1E	---	IND,X	---	-	-	-	-	-	-
---	---	BRSET	0x1E	---	IND,Y	---	-	-	-	-	-	-
bsr	0x61	BSR	0x8D	JUMP to + OFFSET and RET	REL	bsr 0xXX	-	-	-	-	-	-
jmp	0x03	JMP	0x7E	JUMP & xxxx	EXT	jmp 0xXXXX	-	-	-	-	-	-
jmp	0x23	JMP	0x6E	JUMP & \$(X+OFFSET)	IND,X	jmp x + 0xXX	-	-	-	-	-	-
jmp	0x23	JMP	0x6E	JUMP & \$(Y+OFFSET)	IND,Y	jmp y + 0xXX	-	-	-	-	-	-
jsr	0x31	JSR	0x9D	JUMP & (xx:xx+1) then RET	DIR	jmp \$xx	-	-	-	-	-	-
jsr	0x01	JSR	0xBD	JUMP & xxxx then RET	EXT	jmp 0xXXXX	-	-	-	-	-	-
jsr	0x21	JSR	0xAD	JUMP & \$(X+O) then RET	IND,X	jmp x + 0xXX	-	-	-	-	-	-
jsr	0x21	JSR	0xAD	JUMP & \$(Y+O) then RET	IND,Y	jmp y + 0xXX	-	-	-	-	-	-
nop	0x00	NOP	0x01	NO OP	INH	nop	-	-	-	-	-	-
reti	0x73	RTI	0x3B		INH	reti	◆	◆	◆	◆	◆	◆
ret	0x63	RTS	0x39		INH	ret	-	-	-	-	-	-
---	---	STOP	0xCF	sleep	INH	---	-	-	-	-	-	-
wait	0x83	WAI	0x3E	stack regs & WAIT	INH	wait	-	-	-	-	-	-
---	---	SWI	0x3F	---	INH	---	-	1	-	-	-	-
---	---	TEST	0x00	address bus counts	INH	---	-	-	-	-	-	-

[illegible]

[illegible]

[illegible]

<i>D8X Name</i>	<i>D8X OpCo</i>	<i>6811 Name</i>	<i>6811 OpCo</i>	<i>Desc</i>	<i>Addr Mode</i>	<i>Example</i>	<i>H</i>	<i>I</i>	<i>N</i>	<i>Z</i>	<i>V</i>	<i>C</i>
rolc	0x36	ROL	0x79	&xx ← \$xx << 1 (←C←)	DIR	rolc \$xx	-	-	◆	◆	◆	◆
rolc	0x26	ROL	0x69	&(X+O) ← \$&(X+O) << 1	IND,X	rolc x + 0xXX	-	-	◆	◆	◆	◆
rolc	0x26	ROL	0x69	&(X+O) ← \$&(Y+O) << 1	IND,Y	rolc y + 0xXX	-	-	◆	◆	◆	◆
rolc	0x16	ROLA	0x49	A ← A << 1 (←C←)	INH	rolc a	-	-	◆	◆	◆	◆
rolc	0x17	ROLB	0x59	B ← B << 1 (←C←)	INH	rolc b	-	-	◆	◆	◆	◆
rorc	0x34	ROR	0x76	&xx ← \$xx >> 1 (→C→)	DIR	rorc \$xx	-	-	◆	◆	◆	◆
rorc	0x24	ROR	0x66	&(X+O) ← \$&(X+O) >> 1	IND,X	rorc x + 0xXX	-	-	◆	◆	◆	◆
rorc	0x24	ROR	0x66	&(Y+O) ← \$&(Y+O) >> 1	IND,Y	rorc y + 0xXX	-	-	◆	◆	◆	◆
rorc	0x14	RORA	0x46	A ← A >> 1 (→C→)	INH	rorc a	-	-	◆	◆	◆	◆
rorc	0x15	RORB	0x56	B ← B >> 1 (→C→)	INH	rorc b	-	-	◆	◆	◆	◆
---	---	ASL	0x78	---	EXT	---	-	-	◆	◆	◆	◆
---	---	ASL	0x68	---	IND,X	---	-	-	◆	◆	◆	◆
---	---	ASL	0x68	---	IND,Y	---	-	-	◆	◆	◆	◆
---	---	ASLA	0x48	A ← A << 1	INH	---	-	-	◆	◆	◆	◆
---	---	ASLB	0x58	B ← B << 1	INH	---	-	-	◆	◆	◆	◆
---	---	ASLD	0x05	D ← D << 1	INH	---	-	-	◆	◆	◆	◆
shra	0x38	ASR	0x77	&xx ← \$xx >> 1	EXT	shra \$xx	-	-	◆	◆	◆	◆
shra	0x28	ASR	0x67	&(X+O) ← \$&(X+O) >> 1	IND,X	shra x + 0xXX	-	-	◆	◆	◆	◆
shra	0x28	ASR	0x67	&(Y+O) ← \$&(Y+O) >> 1	IND,Y	shra y + 0xXX	-	-	◆	◆	◆	◆
shra	0x18	ASRA	0x47	A ← A >> 1	INH	shra a	-	-	◆	◆	◆	◆
shra	0x19	ASRB	0x57	B ← B >> 1	INH	shra b	-	-	◆	◆	◆	◆
shl	0x32	---	---	&xx ← \$xx << 1	DIR	shl \$xx	-	-	◆	◆	◆	◆
---	---	LSL	0x78	&xxxx ← \$xxxx << 1	EXT	---	-	-	◆	◆	◆	◆
---	---	LSL	0x68	&(X+O) ← \$&(X+O) << 1	IND,X	---	-	-	◆	◆	◆	◆
---	---	LSL	0x68	&(Y+O) ← \$&(Y+O) << 1	IND,Y	---	-	-	◆	◆	◆	◆
shl	0x12	LSLA	0x48	A ← A << 1	INH	shl a	-	-	◆	◆	◆	◆
shl	0x13	LSLB	0x58	B ← B << 1	INH	shl b	-	-	◆	◆	◆	◆
shl	0x06	LSLD	0x05	D ← D << 1	INH	shl d	-	-	◆	◆	◆	◆
shl	0x22	---	---	X ← X << 1	INH	shl x	-	-	◆	◆	◆	◆
shr	0x30	---	---	&xx ← \$xx << 1	DIR	shl \$xx	-	-	0	◆	◆	◆
---	---	LSR	0x74	&xxxx ← \$xxxx >> 1	EXT	---	-	-	0	◆	◆	◆
shr	0x28	LSR	0x64	&(X+O) ← \$&(X+O) >> 1	IND,X	shr x + 0xXX	-	-	0	◆	◆	◆
shr	0x28	LSR	0x64	&(Y+O) ← \$&(Y+O) >> 1	IND,Y	shr y + 0xXX	-	-	0	◆	◆	◆
shr	0x10	LSRA	0x44	A ← A >> 1	INH	shr a	-	-	0	◆	◆	◆
shr	0x11	LSRB	0x54	B ← B >> 1	INH	shr b	-	-	0	◆	◆	◆
shr	0x04	LSRD	0x04	D ← D >> 1	INH	shr d	-	-	0	◆	◆	◆
shr	0x20	---	---	X ← X >> 1	INH	shr x	-	-	0	◆	◆	◆

	x0	x1	x2	x3	x4	x5	x6	x7	x8	x9	xA	xB	xC	xD	xE	xF
0x	nop	jsr &	xch ab	jmp	shr d	di	shl d	ei	add ba	sub ba	st x,\$	cmp ba	add ax	add ay	add bx	add by
1x	shr a	shr b	shl a	shl b	rorc a	rorc b	rolc a	rolc b	shra a	shra b	ld a,[y]	ld d,[y]	inc x	inc y	dec x	dec y
2x	shr x	jsr &+	shl x	jmp &+	rorc&+	clrv	rolc &+	setv	shra&+	st s,&+	st x,&+	st y,&+	mov xs	inc s	mov sx	dec s
3x	shr \$	jsr \$	shl \$	ld #	rorc \$	tbbs	rolc \$	tbbs	shra \$	st s,\$	st x,\$	st y,\$	mov xd	mov yd	mov dx	mov dy
4x	bra	brn	bgt	ble	bcc	bcs	bne	beq	bvc	bvs	bpz	bmi	bge	blta	bgta	blea
5x	dec a	dec b	clr a	clr b	neg a	neg b	inc a	inc b	cmpz a	cmpz b	mov ba	mov ab	mov Ca	mov aC	adj a	nmi
6x	dec &+	bsr	clr &+	ret	neg &+	clr c	inc &+	set c	push d	xch xy	xch a	xch b	push a	push b	push x	push y
7x	dec \$	tbs	clr \$	reti	neg \$	clrb \$	inc \$	setb \$	pull d	cmp #	xch a,\$	xch b,\$	pull a	pull b	pull x	pull y
8x	addca	mul a	st a,[y]	wait	subc a	div d	ld d	add d	sub d	cmp d	st d,[y]	ld s	cmp x	cmp y	ld x	ld y
9x	addca	mul a	st a	st b	subc a	div d	ld d	add d	sub d	cmp d	st d	ld s	cmp x	cmp y	ld x	ld y
Ax	addca	mul a	st a	st b	subc a	div d	ld d	add d	sub d	cmp d	st d	ld s	cmp x	cmp y	ld x	ld y
Bx	addca	mul a	st a	st b	subc a	div d	ld d	add d	sub d	cmp d	st d	ld s	cmp x	cmp y	ld x	ld y
Cx	add a	add b	and a	and b	sub a	sub b	or a	or b	xor a	xor b	ld a	ld b	cmp a	cmp b	cmpb a	cmpb b
Dx	add a	add b	and a	and b	sub a	sub b	or a	or b	xor a	xor b	ld a	ld b	cmp a	cmp b	cmpb a	cmpb b
Ex	add a	add b	and a	and b	sub a	sub b	or a	or b	xor a	xor b	ld a	ld b	cmp a	cmp b	cmpb a	cmpb b
Fx	add a	add b	and a	and b	sub a	sub b	or a	or b	xor a	xor b	ld a	ld b	cmp a	cmp b	cmpb a	cmpb b

Table: Instruction Set OpCode Matrix

<i>ADDR</i>	<i>bit 7</i>	<i>bit 6</i>	<i>bit 5</i>	<i>bit 4</i>	<i>bit 3</i>	<i>bit 2</i>	<i>bit 1</i>	<i>bit 0</i>	<i>Name</i>
\$0000									DDRA
\$0001									DDRB
\$0002									WDC
\$0003									TIMER3
\$0004									TIMER
\$0005									TIMERL
\$0006									SIDR_SODR
\$0007									SMRC_SIR
\$0008									CPR0
\$0009									CPR0L
\$000A									CPR1
\$000B									CPR1L
\$000C									CPR2
\$000D									CPR2L
\$000E									CPR3
\$000F									CPR3I
\$0010									ASR0P
\$0011									ASR0PL
\$0012									ASR0N
\$0013									ASR0NL
\$0014									ASR1P
\$0015									ASR1PL
\$0016									ASR1N
\$0017									ASR1NL
\$0018									ASR2
\$0019									ASR2L
\$001A									ASR3
\$001B									ASR3L
\$001C									
\$001D									
\$001E									
\$001F									OMODE

Table: Registers and Control Bit Assignments: \$0000-\$001F

ADDR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Name
\$0020									PORTA
\$0021									PORTAL
\$0022									PORTB
\$0023									PBCS
\$0024									TAIT
\$0025									LDOUT
\$0026									DOUT
\$0027									DOM
\$0028									PORTC
\$0029									PORTD_ASRIN
\$002A									RAMST
\$002B									SSD
\$002C									IRQL
\$002D									IRQLL
\$002E									IMASK
\$002F									IMASKL
\$0030									
\$0031									
\$0032									
\$0033									
\$0034									
\$0035									
\$0036									
\$0037									
\$0038									CPR4
\$0039									CPR4L
\$003A									CPR5
\$003B									CPR5L
\$003C									CPR6
\$003D									CPR6L
\$003E									CPR7
\$003F									CPR7L

Table: Registers and Control Bit Assignments: \$0020-\$003F