

Intel® Processor Identification and the CPUID Instruction

Application Note 485

January 2011

Order Number: 241618-037



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel processors may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

† Hyper-Threading Technology requires a computer system with an Intel® processor supporting Hyper-Threading Technology and an HT Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. See http://www.intel.com/products/ht/hyperthreading_more.htm for more information including details on which processors support HT Technology.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Intel, Pentium, Pentium M, Celeron, Celeron M, Intel NetBurst, Intel Xeon, Pentium II Xeon, Pentium III Xeon, Intel SpeedStep, OverDrive, MMX, Intel486, Intel386, Intel386, IntelDX2, Core Solo, Core Duo, Core 2 Duo, Atom, Core i7 and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Copyright $\ensuremath{\mathbb{G}}$ 1993-2011, Intel Corporation. All rights reserved

* Other brands and names may be claimed as the property of others.



Contents

1	1.1	Update	Support	9
	1.2	Referer	nce Documents	10
2	Usag	e Guide	lines	11
3	Dete	cting th	e CPUID Instruction	13
4	Prop	er Ident	ification Sequence	15
5	Outp 5.1		e CPUID Instructionrd CPUID Functions	
		5.1.1	Vendor-ID and Largest Standard Function (Function 0)	19
		5.1.2 5.1.3	Feature Information (Function 01h)	
		5.1.4	Processor Serial Number (Function 03h)	
		5.1.5	Deterministic Cache Parameters (Function 04h)	
		5.1.6	MONITOR / MWAIT Parameters (Function 05h)	
		5.1.7 5.1.8	Digital Thermal Sensor and Power Management Parameters (Function 06h) . Reserved (Function 07h)	
		5.1.9	Reserved (Function 08h)	
			Direct Cache Access (DCA) Parameters (Function 09h)	
			Architectural Performance Monitor Features (Function 0Ah)	
			x2APIC Features / Processor Topology (Function 0Bh)	
			XSAVE Features (Function 0Dh)	
	5.2		ed CPUID Functions	
		5.2.1	Largest Extended Function # (Function 80000000h)	
		5.2.2	Extended Feature Bits (Function 80000001h)	41
		5.2.3	Processor Brand String (Function 80000002h, 80000003h, 80000004h)	41
		5.2.4	Reserved (Function 80000005h)	
		5.2.5 5.2.6	Extended L2 Cache Features (Function 80000006h)	
		5.2.6	Virtual and Physical Address Sizes (Function 80000007h)	
6	Droce		erial Number	
O	6.1		ce of Processor Serial Number	
	6.2		g the 96-bit Processor Serial Number	
7	Bran	d ID and	d Brand String	47
	7.1 7.2		D	
8	Denc	rmals A	re Zero	49
9			equency	
10	Prog	ram Exa	imples	53



Fi	ig	u	ľ	e	S
		_		4	

;	3-1	Flag Register Evolution	13
	4-1	Flow of Processor get_cpu_type Procedure	16
į	5-1	CPUID Instruction Outputs	18
Į.	5-2	EDX Register After RESET	19
Į.	5-3	Processor Signature Format on Intel386™ Processors	21
Į.	5-4	L2 Cache Details	
	10-1	Flow of Processor Identification Extraction Procedure	53
	10-2	Flow of Processor Frequency Calculation Procedure	54
Tab	les		
Į.	5-1	Processor Type (Bit Positions 13 and 12)	20
į	5-2	Intel386™ Processor Signatures	
į	5-3	Intel486™ and Subsequent Processor Signatures	
Į.	5-4	Feature Flags Reported in the ECX Register	
Į.	5-5	Feature Flags Reported in the EDX Register	
į	5-6	Descriptor Formats	
Į.	5-7	Cache and TLB Descriptor Decode Values	
į	5-8	Intel® Core™ i7 Processor, Model 1Ah with 8-MB L3 Cache CPUID (EAX=2)	
Į.	5-9	Deterministic Cache Parameters	34
Į.	5-10	MONITOR / MWAIT Parameters	35
Į.	5-11	Digital Sensor and Power Management Parameters	36
Į.	5-12	DCA Parameters	36
!	5-13	Performance Monitor Features	37
!	5-14	Core / Logical Processor Topology Overview	37
!	5-15	Thread Level Processor Topology (CPUID Function 0Bh with ECX=0)	38
Į.	5-16	Core Level Processor Topology (CPUID Function 0Bh with ECX=1)	39
Į.	5-17	Core Level Processor Topology (CPUID Function 0Bh with ECX>=2)	39
Į.	5-18	Processor Extended State Enumeration (CPUID Function 0Dh with ECX=0)	40
Į.	5-19	Processor Extended State Enumeration (CPUID Function 0Dh with ECX=1)	40
Į.	5-20	Processor Extended State Enumeration (CPUID Function 0Dh with ECX>1)	40
Į.	5-21	Largest Extended Function	40
Į.	5-22	Extended Feature Flags Reported in the ECX Register	
	5-23	5 1	
!	5-24	Power Management Details	
!	5-25	Virtual and Physical Address Size Definitions	44
-	7-1	Brand ID (EAX=1) Return Values in EBX (Bits 7 through 9)	
•	7-2	Processor Brand String Feature	48
		_	
Exa	mp		
ļ	5-1	Building the Processor Brand String	
	5-2	Displaying the Processor Brand String	
	10-1	Processor Identification Extraction Procedure	
	10-2	Processor Identification Procedure in Assembly Language	
	10-3	Processor Identification Procedure in C Language	
	10-4	Detecting Denormals-Are-Zero Support	
•	10-5	Frequency Detection Procedure	
•	10-6	Frequency Detection in C Language	121



Revision History

Revision	Description	Date				
-001	Original release.	May 1993				
-002	Modified Table 3-3 Intel486™ and Pentium® Processor Signatures.	October 1993				
-003	Updated to accommodate new processor versions. Program examples modified for ease of use, section added discussing BIOS recognition for OverDrive® processors and feature flag information updated.	September 1994				
-004	Updated with Pentium Pro and OverDrive processors information. Modified, Table 3-2, and Table 3-3. Inserted Table 3-5. Feature Flag Values Reported in the ECX Register. Inserted Sections 3.4. and 3.5.	December 1995				
-005	Added Figure 2-1 and Figure 3-2. Added Footnotes 1 and 2. Added Assembly code example in Section 4. Modified Tables 3, 5 and 7. Added two bullets in Section 5.0. Modified CPUID3B.ASM and cpuid3b.C programs to determine if processor features MMX™ technology. Modified Figure 6.0.					
-006	Modified Table 3. Added reserved for future member of P6 family of processors entry. Modified table header to reflect Pentium II processor family. Modified Table 5. Added SEP bit definition. Added Section 3.5. Added Section 3.7 and Table 9. Corrected references of P6 family to reflect correct usage. Modified CPUID3A.ASM, CPUID3Ab.asm and CPUID3.C example code sections to check for SEP feature bit and to check for, and identify, the Pentium II processor. Added additional disclaimer related to designers and errata.CPUID3A.ASM	March 1997				
-007	Modified Table 2. Added Pentium II processor, model 5 entry. Modified existing Pentium II processor entry to read "Pentium II processor, model 3". Modified Table 5. Added additional feature bits, PAT and FXSR. Modified Table 7. Added entries 44h and 45h. Removed the note "Do not assume a value of 1 in a feature flag indicates that a given feature is present. For future feature flags, a value of 1 may indicate that the specific feature is not present" in section 4.0. Modified CPUID3B.ASM and CPUID3.C example code section to check for, and identify, the Pentium II processor, model 5. Modified existing Pentium II processor code to print Pentium II processor, model 3.	January 1998				
-008	Added note to identify Intel® Celeron® processor, model 5 in section 3.2. Modified Table 2. Added Celeron processor and Pentium® OverDrive® processor with MMX™ technology entry. Modified Table 5. Added additional feature bit, PSE-36. Modified CPUID3B.ASM and CPUID3.C example code to check for, and identify, the Celeron processor.	April 1998				
-009	Added note to identify Pentium II Xeon® processor in section 3.2. Modified Table 2. Added Pentium II Xeon processor entry. Modified CPUID3B.ASM and CPUID3.C example code to check for, and identify, the Pentium II Xeon processor.	June 1998				
-010	No Changes					
-011	Modified Table 2. Added Celeron processor, model 6 entry. Modified CPUID3B.ASM and CPUID3.C example code to check for, and identify, the Celeron processor, model 6.	December 1998				
-012	Modified Figure 1 to add the reserved information for the Intel386 processors. Modified Figure 2. Added the Processor serial number information returned when the CPUID instruction is executed with EAX=3. Modified Table 1. Added the Processor serial number parameter. Modified Table 2. Added the Pentium III processor and Pentium III Xeon processor. Added Section 4 "Processor serial number". Modified CPUID3A.ASM, CPUID3B.ASM and CPUID3.C example code to check for and identify the Pentium III processor and the Pentium III Xeon processor.	December 98				
-013	Modified Figure 2. Added the Brand ID information returned when the CPUID instruction is executed with EAX=1. Added section 5 "Brand ID". Added Table 10 that shows the defined Brand ID values. Modified CPUID3A.ASM, CPUID3B.ASM and CPUID3.C example code to check for and identify the Pentium III processor, model 8 and the Pentium III Xeon processor, model 8.					
-014	Modified Table 4. Added Celeron processor, model 8.	March 2000				
-015	Modified Table 4. Added Pentium III Xeon processor, model A. Added the 8-way set associative 1M, and 8-way set associative 2M cache descriptor entries.	May 2000				



Revision	Description	Date
-016	Revised Figure 2 to include the Extended Family and Extended Model when CPUID is executed with EAX=1. Added section 6 which describes the Brand String. Added section 10 Alternate Method of Detecting Features and sample code. Added the Pentium 4 processor signature to Table 4. Added new feature flags (SSE2, SS and TM) to Table 5. Added new cache descriptors to Table 3-7. Removed Pentium Pro cache descriptor example.	November 2000
-017	Modified Figure 2 to include additional features reported by the Pentium 4 processors. Modified to include additional Cache and TLB descriptors defined by the Intel NetBurst® microarchitecture. Added Section 9 and program Example 5 which describes how to detect if a processor supports the DAZ feature. Added Section 10 and program Example 6 which describes a method of calculating the actual operating frequency of the processor.	February 2001
-018	Changed the second 66h cache descriptor in Table 7 to 68h. Added the 83h cache descriptor to Table 7. Added the Pentium III processor, model B, processor signature and the Intel Xeon processor, processor signature to Table 4. Modified Table 4 to include the extended family and extended model fields. Modified Table 1 to include the information returned by the extended CPUID functions.	June 2001
-019	Changed to use registered trademark for Intel® Celeron® throughout entire document. Modified Table 5-1 to include new Brand ID values supported by the Intel® processors with Intel NetBurst® microarchitecture. Added Hyper-Threading Technology Flag to Table 3-4 and Logical Processor Count to Figure 3-1. Modified CPUID3B.ASM and CPUID3.C example code to check for and identify Intel® processors based on the updated Brand ID values contained in Table 5-1.	January 2002
-020	Modified Table 3-7 to include new Cache Descriptor values supported by the Intel processors with Intel NetBurst microarchitecture. Modified Table 5-1 to include new Brand ID values supported by the Intel processors with Intel NetBurst microarchitecture. Modified CPUID3B.ASM and CPUID3.C example code to check for and identify Intel® processors based on the updated Brand ID values contained in Table 5-1.	March 2002
-021	Modified Table 3-3 to include additional processors that return a processor signature with a value in the family code equal to 0Fh. Modified Table 3-7 to include new Cache Descriptor values supported by various Intel processors. Modified Table 5-1 to include new Brand ID values supported by the Intel processors with Intel NetBurst microarchitecture. Modified CPUID3B.ASM and CPUID3.C example code to check for and identify Intel processors based on the updated Brand ID values contained in Table 5-1.	May 2002
-022	Modified Table 3-7 with correct Cache Descriptor descriptions. Modified Table 3-4 with new feature flags returned in EDX. Added Table 3-5. Feature Flag Values Reported in the ECX Register the feature flags returned in ECX. Modified Table 3-3, broke out the processors with family 'F' by model numbers.	November 2002
-023	Modified Table 3-3, added the Intel® Pentium® M processor. Modified Table 3-4 with new feature flags returned in EDX. Modified Table 3-5. Feature Flag Values Reported in the ECX Register the feature flags returned in ECX. Modified Table 3-7 with correct Cache Descriptor descriptions.	March 2003
-024	Corrected feature flag definitions in Table 3-5. Feature Flag Values Reported in the ECX Register for bits 7 and 8.	November 2003



Revision	Description	Date
-025	Modified Table 1 to add Deterministic Cache Parameters function (CPUID executed with EAX=4), MONITOR/MWAIT function (CPUID instruction is executed with EAX=5), Extended L2 Cache Features function (CPUID executed with EAX=80000006), Extended Addresses Sizes function (CPUID is executed with EAX=80000008). Modified Table 1 and Table 5 to reinforce no PSN on Pentium® 4 family processors. Modified, added the Intel® Pentium® 4 processor and Intel® Celeron® processor on 90nm process. Modified Table 3-5. Feature Flag Values Reported in the ECX Register to add new feature flags returned in ECX. Modified Table 3-7 to include new Cache Descriptor values supported by various Intel processors. Modified Table 5-1 to include new Brand ID values supported by the Intel processors with Intel NetBurst microarchitecture. Modified CPUID3B.ASM and CPUID3.C example code to check for and identify Intel processors based on the updated Brand ID values contained in Table 5-1. Modified features.cpp, CPUID3.C, and CPUID3A.ASM to check for and identify new feature flags based on the updated values in Table 3-5. Feature Flag Values Reported in the ECX Register.	January 2004
-026	Corrected the name of the feature flag returned in EDX[31] (PBE) when the CPUID instruction is executed with EAX set to a 1. Modified Table 3-15 to indicate CPUID function 80000001h now returns extended feature flags in the EAX register. Added the Intel® Pentium® M processor (family 6, model D) to Table 3-3. Added section 3.2.2. Modified Table 3-5. Feature Flag Values Reported in the ECX Register to add new feature flags returned in ECX. Modified Table 3-5. Feature Flag Values Reported in the ECX Register to include new Cache Descriptor values supported by various Intel processors. Modified Table 5-1 to include new Brand ID values supported by the Intel processors with P6 family microarchitecture. Modified CPUID3B.ASM and CPUID3.C example code to check for and identify Intel processors based on the updated Brand ID values contained in Table 5-1. Modified features.cpp, CPUID3.C, and CPUID3A.ASM to check for and identify new feature flags based on the updated values in Table 3-5. Feature Flag Values Reported in the ECX Register.	May 2004
-027	Corrected the register used for Extended Feature Flags in Section 3.2.2	July 2004
-028	Corrected bit field definitions for CPUID functions 80000001h and 80000006h. Added processor names for family 'F', model '4' to Table 3-3. Updated Table 3-5. Feature Flag Values Reported in the ECX Register to include the feature flag definition (ECX[13]) for the CMPXCHG16B instruction. Updated Table 3-15 to include extended feature flag definitions for (EDX[11]) SYSCALL / SYSRET and (EDX[20]) Execute Disable bit. Updated Example 1 to extract CPUID extended function information. Updated Example 2 and Example 3 to detect and display extended features identified by CPUID function 80000001h.	February 2005
-029	Modified Table 3-7 to include new Cache Descriptor values supported by various Intel processors.	March 2005
-030	Corrected Table 3-16. Extended Feature Flag Values Reported in the ECX Register. Added CPUID function 6, Power management Feature to Table 3-1. Updated Table 3-5 to include the feature flag definition (EDX[30]) for IA64 capabilities. Updated Table 3-10 to include new Cache Descriptor values supported by Intel Pentium 4 processors. Modified CPUID3B.ASM and CPUID3.C example code to check for IA64 capabilities, CMPXCHG16B, LAHF/SAHF instructions.	January 2006
-031	Update Intel® EM64T portions with new naming convention for Intel® 64 Instruction Set Architecture. Added section Composing the Family, Model and Stepping (FMS) values Added section Extended CPUID Functions Updated Table 3-4 to include the Intel Core 2 Duo processor family. Updated Table 3-6 to include the feature flag definitions for VMX, SSSE3 and DCA. Updated Table 3-10 to include new Cache Descriptor values supported by Intel Core 2 Duo processor. Update CPUFREQ.ASM with alternate method to determine frequency without using TSC.	September 2006



Revision	Description	Date
-032	Updated Table 3-10 to correct Cache Descriptor description. Updated trademarks for various processors. Added the Architectural Performance Monitor Features (Function Ah) section. Updated the supported processors in Table 3-3. Updated the feature flags reported by function 1 and reported in ECX, see Table 3-5. Updated the CPUID3A.ASM, CPUID3B.ASM and CPUID3.C sample code Removed the Alternate Method of Detecting Features chapter and sample code.	December 2007
-033	Intel® Atom™ and Intel® Core™ i7 processors added to text and examples Updated Table 5-3 to include Intel Atom and Intel Core i7 processors Updated ECX and EDX feature flag definitions in Table 5-4 and Table 5-5 Updated cache and TLB descriptor values in Table 5-7 Updated Table 5-8 to feature Intel Core i7 processor Updated Section 5.1.3.1 and Table 5-8 to include Intel Core i7 processor Modified Table 5-10 to include new C-state definitions Updated Table 5-11 to include Intel® Turbo Boost Technology Added Section 5.1.13, "Reserved (Function OCh)" Combined Chapter 8: Usage Program Examples with Chapter 11: Program Examples into one chapter: Chapter 10: Program Examples	November 2008
-034	Updated Table 3-3 processor signatures Corrected Intel® Core™ i7 processor Model No. data in Table 3-3 Updated Table 3-7 cache descriptor decode values Modified CPUID3A.ASM, CPUID3B.ASM and CPUID3.C: - Added detection of additional feature flags - Updated text output Minor updates to DAZDETCT.ASM & CPUFREQ.ASM	March 2009
-035	Modified CPUID3A.ASM, CPUID3B.ASM and CPUID3.C: - Redesigned code so features are in tables for easier maintenance - Added CPUID Feature Flags per Software Developer Manual Vol 2A June 2009 - Added output for CPUID Function 04h, 05h, 0Ah, 0Bh, 0Dh. Modified FREQUENC.ASM, and added CPUFREQ.C: - Updated frequency code with APERF and MPERF MSR calculations	July 2009
-036	Corrected CPUID Function 04h text to specify EAX[31:26] is APIC IDs reserved for the package.	August 2009
-037	Added Chapter 1.2 Reference Documents Updated Table 3-3 processor signatures Updated Table 3-7 Cache and TLB Descriptor Decode values Updated Table 3-11 Digital Thermal Sensor and Power Management Parameters Added Table 3-19 and Table 3-20 Processor Extended State Enumeration sub-leaves Updated Table 3-22 Extended Feature Flags Reported in EDX Register Modified CPUID3B.ASM, CPUID3B.ASM and CPUID3.C: - Added CPUID Feature Flags per Software Developer Manual Vol 2A January 2011 - Added output for CPUID Function 00h, 01h, 04h, 06h, 09h, 80000006h, 80000008h.	January 2011





1 Introduction

As the Intel® Architecture evolves with the addition of new generations and models of processors (8086, 8088, Intel286, Intel386™, Intel486™, Pentium® processors, Pentium® OverDrive® processors, Pentium® processors with MMX™ technology, Pentium® OverDrive® processors with MMX[™] technology, Pentium® Pro processors, Pentium® II processors, Pentium® II Xeon® processors, Pentium® II Overdrive® processors, Intel® Celeron® processors, Mobile Intel® Celeron® processors, Intel® Celeron® D processors, Intel® Celeron® M processors, Pentium® III processors, Mobile Intel® Pentium® III processor - M, Pentium® III Xeon® processors, Pentium® 4 processors, Mobile Intel® Pentium® 4 processor – M, Intel® Pentium® M processor, Intel® Pentium® D processor, Pentium® processor Extreme Edition, Intel® Pentium® dual-core processor, Intel® Pentium® dual-core mobile processor, Intel® Core™ Solo processor, Intel® Core™ Duo processor, Intel® Core™ Duo mobile processor, Intel® Core[™]2 Duo processor, Intel® Core[™]2 Duo mobile processor, Intel® Core[™]2 Quad processor, Intel® Core™2 Extreme processor, Intel® Core™2 Extreme mobile processor, Intel® Xeon® processors, Intel® Xeon® processor MP, Intel® Atom™ processor, Intel® Core™ i7 processor, Intel® Core™ i3 processor, Intel® Core™ i5 processor, Intel® Core™ i7 Mobile processor, Intel® Core™ i5 Mobile processor), it is essential that Intel provide an increasingly sophisticated means with which software can identify the features available on each processor. This identification mechanism has evolved in conjunction with the Intel Architecture as follows:

- 1. Originally, Intel published code sequences that could detect minor implementation or architectural differences to identify processor generations.
- 2. With the advent of the Intel386 processor, Intel implemented processor signature identification that provided the processor family, model, and stepping numbers to software, but only upon reset.
- 3. As the Intel Architecture evolved, Intel extended the processor signature identification into the CPUID instruction. The CPUID instruction not only provides the processor signature, but also provides information about the features supported by and implemented on the Intel processor.

This evolution of processor identification was necessary because, as the Intel Architecture proliferates, the computing market must be able to tune processor functionality across processor generations and models with differing sets of features. Anticipating that this trend will continue with future processor generations, the Intel Architecture implementation of the CPUID instruction is extensible.

This application note explains how to use the CPUID instruction in software applications, BIOS implementations, and various processor tools. By taking advantage of the CPUID instruction, software developers can create software applications and tools that can execute compatibly across the widest range of Intel processor generations and models, past, present, and future.

1.1 Update Support

Intel processor signature and feature bits information can be obtained from the developer's manual, programmer's reference manual and appropriate processor documentation. In addition, updated versions of the programming examples included in this application note are available through your Intel representative, or visit Intel's website at http://developer.intel.com/.



1.2 Reference Documents

Document	Document Location			
Intel® 64 and IA-32 Architectures Software Developer's Manual	http://www.intel.com/products/processor/manuals/index.htm			
Intel® AVX home	http://software.intel.com/en-us/avx/			



2 Usage Guidelines

This document presents Intel-recommended feature-detection methods. Software should not try to identify features by exploiting programming tricks, undocumented features, or otherwise deviating from the guidelines presented in this application note.

The following guidelines are intended to help programmers maintain the widest range of compatibility for their software.

- Do not depend on the absence of an invalid opcode trap on the CPUID opcode to detect the CPUID instruction. Do not depend on the absence of an invalid opcode trap on the PUSHFD opcode to detect a 32-bit processor. Test the ID flag, as described in Section 2 and shown in Section 7.
- Do not assume that a given family or model has any specific feature. For example, do not assume the family value 5 (Pentium processor) means there is a floating-point unit on-chip. Use the feature flags for this determination.
- Do not assume processors with higher family or model numbers have all the features of a processor with a lower family or model number. For example, a processor with a family value of 6 (P6 family processor) may not necessarily have all the features of a processor with a family value of 5.
- Do not assume that the features in the OverDrive processors are the same as those
 in the OEM version of the processor. Internal caches and instruction execution might
 vary.
- Do not use undocumented features of a processor to identify steppings or features. For example, the Intel386 processor A-step had bit instructions that were withdrawn with the B-step. Some software attempted to execute these instructions and depended on the invalid-opcode exception as a signal that it was not running on the A-step part. The software failed to work correctly when the Intel486 processor used the same opcodes for different instructions. The software should have used the stepping information in the processor signature.
- Test feature flags individually and do not make assumptions about undefined bits. For example, it would be a mistake to test the FPU bit by comparing the feature register to a binary 1 with a compare instruction.
- Do not assume the clock of a given family or model runs at a specific frequency, and
 do not write processor speed-dependent code, such as timing loops. For instance, an
 OverDrive Processor could operate at a higher internal frequency and still report the
 same family and/or model. Instead, use a combination of the system's timers to
 measure elapsed time and the Time-Stamp Counter (TSC) to measure processor core
 clocks to allow direct calibration of the processor core. See Section 10 and Example 6
 for details.
- Processor model-specific registers may differ among processors, including in various models of the Pentium processor. Do not use these registers unless identified for the installed processor. This is particularly important for systems upgradeable with an OverDrive processor. Only use Model Specific registers that are defined in the BIOS writers guide for that processor.
- Do not rely on the result of the CPUID algorithm when executed in virtual 8086
- Do not assume any ordering of model and/or stepping numbers. They are assigned arbitrarily.



- Do not assume processor serial number is a unique number without further qualifiers.
- Display processor serial number as 6 groups of 4 hex nibbles (for example, XXXX-XXXX-XXXX-XXXX where X represents a hex digit).
- Display alpha hex characters as capital letters.
- A zero in the lower 64 bits of the processor serial number indicate the processor serial number is invalid, not supported, or disabled on this processor.






3 Detecting the CPUID Instruction

The Intel486 family and subsequent Intel processors provide a straightforward method for determining whether the processor's internal architecture is able to execute the CPUID instruction. This method uses the ID flag in bit 21 of the EFLAGS register. If software can change the value of this flag, the CPUID instruction is executable¹ (see Figure 3-1).

Figure 3-1. Flag Register Evolution



The POPF, POPFD, PUSHF, and PUSHFD instructions are used to access the flags in EFLAGS register. The program examples at the end of this application note show how to use the PUSHFD instruction to read and the POPFD instruction to change the value of the ID flag.



Only in some Intel486[™] and succeeding processors. Bit 21 in the Intel386[™] processor's Eflag register cannot be changed by software, and the Intel386 processor cannot execute the CPUID instruction. Execution of CPUID on a processor that does not support this instruction will result in an invalid opcode exception.

Detecting the CPUID Instruction





4 Proper Identification Sequence

To identify the processor using the CPUID instructions, software should follow the following steps.

- 1. Determine if the CPUID instruction is supported by modifying the ID flag in the EFLAGS register. If the ID flag cannot be modified, the processor cannot be identified using the CPUID instruction.
- 2. Execute the CPUID instruction with EAX equal to 80000000h. CPUID function 80000000h is used to determine if Brand String is supported. If the CPUID function 80000000h returns a value in EAX greater than or equal to 80000004h the Brand String feature is supported and software should use CPUID functions 80000002h through 80000004h to identify the processor.
- 3. If the Brand String feature is not supported, execute CPUID with EAX equal to 1. CPUID function 1 returns the processor signature in the EAX register, and the Brand ID in the EBX register bits 0 through 7. If the EBX register bits 0 through 7 contain a non-zero value, the Brand ID is supported. Software should scan the list of Brand IDs (see Table 7-1) to identify the processor.
- 4. If the Brand ID feature is not supported, software should use the processor signature (see Table 5-2 and Table 5-3) in conjunction with the cache descriptors (see Section 5.1.3) to identify the processor.


The CPUID3A.ASM program example demonstrates the correct use of the CPUID instruction. It also shows how to identify earlier processor generations that do not implement the Brand String, Brand ID, processor signature or CPUID instruction (see Figure 4-1). This program example contains the following two procedures:

- get_cpu_type identifies the processor type. Figure 4-1 illustrates the flow of this procedure.
- get_fpu_type determines the type of floating-point unit (FPU) or math coprocessor (MCP).

This assembly language program example is suitable for inclusion in a run-time library, or as system calls in operating systems.



Figure 4-1. Flow of Processor get_cpu_type Procedure



§



5 Output of the CPUID Instruction

The CPUID instruction supports two sets of functions. The first set returns basic processor information; the second set returns extended processor information. Figure 5-1 summarizes the basic processor information output by the CPUID instruction. The output from the CPUID instruction is fully dependent upon the contents of the EAX register. This means that, by placing different values in the EAX register and then executing CPUID, the CPUID instruction will perform a specific function dependent upon whatever value is resident in the EAX register. In order to determine the highest acceptable value for the EAX register input and CPUID functions that return the basic processor information, the program should set the EAX register parameter value to "0" and then execute the CPUID instruction as follows:

MOV EAX, 00h CPUID

After the execution of the CPUID instruction, a return value will be present in the EAX register. Always use an EAX parameter value that is equal to or greater than zero and less than or equal to this highest EAX "returned" value.


In order to determine the highest acceptable value for the EAX register input and CPUID functions that return the extended processor information, the program should set the EAX register parameter value to "80000000h" and then execute the CPUID instruction as follows:

MOV EAX, 80000000h CPUID

After the execution of the CPUID instruction, a return value will be present in the EAX register. Always use an EAX parameter value that is equal to or greater than 80000000h and less than or equal to this highest EAX "returned" value. On current and future IA-32 processors, bit 31 in the EAX register will be clear when CPUID is executed with an input parameter greater than the highest value for either set of functions, and when the extended functions are not supported. All other bit values returned by the processor in response to a CPUID instruction with EAX set to a value higher than appropriate for that processor are model specific and should not be relied upon.



Figure 5-1. CPUID Instruction Outputs





5.1 Standard CPUID Functions

5.1.1 Vendor-ID and Largest Standard Function (Function 0)

In addition to returning the largest standard function number in the EAX register, the Intel Vendor-ID string can be verified at the same time. If the EAX register contains an input value of 0, the CPUID instruction also returns the vendor identification string in the EBX, EDX, and ECX registers (see Figure 5-1). These registers contain the ASCII string:

GenuineIntel


While any imitator of the Intel Architecture can provide the CPUID instruction, no imitator can legitimately claim that its part is a genuine Intel part. The presence of the "GenuineIntel" string is an assurance that the CPUID instruction and the processor signature are implemented as described in this document. If the "GenuineIntel" string is not returned after execution of the CPUID instruction, do not rely upon the information described in this document to interpret the information returned by the CPUID instruction.

5.1.2 Feature Information (Function 01h)

5.1.2.1 Processor Signature

Beginning with the Intel486 processor family, the EDX register contains the processor identification signature after RESET (see Figure 5-2). **The processor identification signature is a 32-bit value**. The processor signature is composed from eight different bit fields. The fields in gray represent reserved bits, and should be masked out when utilizing the processor signature. The remaining six fields form the processor identification signature.

Figure 5-2. EDX Register After RESET



Processors that implement the CPUID instruction also return the 32-bit processor identification signature after reset. However, the CPUID instruction gives you the flexibility of checking the processor signature at any time. Figure 5-2 shows the format of the 32-bit processor signature for the Intel486 and subsequent Intel processors. Note that the EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register in Figure 5-1. Table 5-3 below shows the values returned in the EAX register currently defined for these processors.

The extended family, bit positions 20 through 27 are used in conjunction with the family code, specified in bit positions 8 through 11, to indicate whether the processor belongs to the Intel386, Intel486, Pentium, Pentium Pro or Pentium 4 family of processors. P6 family processors include all processors based on the Pentium Pro processor architecture and have an extended family equal to 00h and a family code equal to 06h. Pentium 4 family processors include all processors based on the Intel NetBurst® microarchitecture and have an extended family equal to 00h and a family code equal to 0Fh.

The extended model specified in bit positions 16 through 19, in conjunction with the model number specified in bits 4 though 7 are used to identify the model of the processor within the processor's family. The stepping ID in bits 0 through 3 indicates the revision number of that model.



The processor type values returned in bits 12 and 13 of the EAX register are specified in Table 5-1 below. These values indicate whether the processor is an original OEM processor, an OverDrive processor, or a dual processor (capable of being used in a dual processor system).

Table 5-1. Processor Type (Bit Positions 13 and 12)

Value	Description				
00	Original OEM Processor				
01	OverDrive Processor				
10	Dual Processor				

The Pentium II processor, model 5, the Pentium II Xeon processor, model 5, and the Celeron processor, model 5 share the same extended family, family code, extended model and model number. To differentiate between the processors, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If no L2 cache is returned, the processor is identified as an Intel® Celeron® processor, model 5. If 1-MB or 2-MB L2 cache size is reported, the processor is the Pentium II Xeon processor otherwise it is a Pentium II processor, model 5 or a Pentium II Xeon processor with 512-KB L2 cache.

The Pentium III processor, model 7, and the Pentium III Xeon processor, model 7, share the same extended family, family code, extended model and model number. To differentiate between the processors, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If 1M or 2M L2 cache size is reported, the processor is the Pentium III Xeon processor otherwise it is a Pentium III processor or a Pentium III Xeon processor with 512 KB L2 cache.

The processor brand for the Pentium III processor, model 8, the Pentium III Xeon processor, model 8, and the Celeron processor, model 8, can be determined by using the Brand ID values returned by the CPUID instruction when executed with EAX equal to 01h. Further information regarding Brand ID and Brand String is detailed in Chapter 7 of this document.

Older versions of Intel486 SX, Intel486 DX and IntelDX2[™] processors do not support the CPUID instruction, and return the processor signature only at reset.¹ Refer to Table 5-3 to determine which processors support the CPUID instruction.

Figure 5-3 shows the format of the processor signature for Intel386 processors. The Intel386 processor signature is different from the signature of other processors. Table 5-2 provides the processor signatures of Intel386™ processors.

All Intel486 SL-enhanced and Write-Back enhanced processors are capable of executing the CPUID instruction. See Table 5-3.



Figure 5-3. Processor Signature Format on Intel386™ Processors




Table 5-2. Intel386™ Processor Signatures

Туре	Family Major Stepping		Minor Stepping	Description
0000	0011	0000	xxxx	Intel386™ DX processor
0010	0011	0000	xxxx	Intel386 SX processor
0010	0011	0000	xxxx	Intel386 CX processor
0010	0011	0000	xxxx	Intel386 EX processor
0100	0011	0000 and 0001	xxxx	Intel386 SL processor
0000	0011	0100	xxxx	RapidCAD* coprocessor

Table 5-3. Intel486™ and Subsequent Processor Signatures (Sheet 1 of 4)

Extended Family	Extended Model	Туре	Family Code	Model No.	Stepping ID	Description
00000000	0000	00	0100	000x	xxxx ⁽¹⁾	Intel486™ DX processors
00000000	0000	00	0100	0010	xxxx (1)	Intel486 SX processors
00000000	0000	00	0100	0011	xxxx ⁽¹⁾	Intel487™ processors
00000000	0000	00	0100	0011	xxxx ⁽¹⁾	IntelDX2™ processors
00000000	0000	00	0100	0011	XXXX ⁽¹⁾	IntelDX2 OverDrive® processors
00000000	0000	00	0100	0100	XXXX (3)	Intel486 SL processor
00000000	0000	00	0100	0101	xxxx (1)	IntelSX2™ processors
00000000	0000	00	0100	0111	xxxx ⁽³⁾	Write-Back Enhanced IntelDX2 processors
00000000	0000	00	0100	1000	XXXX (3)	IntelDX4 [™] processors
00000000	0000	0x	0100	1000	xxxx ⁽³⁾	IntelDX4 OverDrive processors
00000000	0000	00	0101	0001	XXXX ⁽²⁾	Pentium® processors (60, 66)
00000000	0000	00	0101	0010	xxxx ⁽²⁾	Pentium processors (75, 90, 100, 120, 133, 150, 166, 200)
00000000	0000	01 ⁽⁴⁾	0101	0001	xxxx ⁽²⁾	Pentium OverDrive processor for Pentium processor (60, 66)



Table 5-3. Intel486™ and Subsequent Processor Signatures (Sheet 2 of 4)

Г	1		1		1	T
Extended Family	Extended Model	Туре	Family Code	Model No.	Stepping ID	Description
00000000	0000	01 ⁽⁴⁾	0101	0010	xxxx ⁽²⁾	Pentium OverDrive processor for Pentium processor (75, 90, 100, 120, 133)
0000000	0000	01	0101	0011	xxxx ⁽²⁾	Pentium OverDrive processors for Intel486 processor-based systems
00000000	0000	00	0101	0100	xxxx ⁽²⁾	Pentium processor with MMX™ technology (166, 200)
00000000	0000	01	0101	0100	xxxx ⁽²⁾	Pentium OverDrive processor with MMX™ technology for Pentium processor (75, 90, 100, 120, 133)
00000000	0000	00	0110	0001	XXXX (2)	Pentium Pro processor
00000000	0000	00	0110	0011	xxxx ⁽²⁾	Pentium II processor, model 03
0000000	0000	00	0110	0101 (5)	xxxx ⁽²⁾	Pentium II processor, model 05, Pentium II Xeon processor, model 05, and Intel® Celeron® processor, model 05
00000000	0001	00	0110	0101	xxxx ⁽²⁾	Intel EP80579 Integrated Processor and Intel EP80579 Integrated Processor with Intel QuickAssist Technology
00000000	0000	00	0110	0110	XXXX (2)	Celeron processor, model 06
00000000	0000	00	0110	0111 ⁽⁶⁾	xxxx ⁽²⁾	Pentium III processor, model 07, and Pentium III Xeon processor, model 07
00000000	0000	00	0110	1000 ⁽⁷⁾	xxxx ⁽²⁾	Pentium III processor, model 08, Pentium III Xeon processor, model 08, and Celeron processor, model 08
00000000	0000	00	0110	1001	xxxx ⁽²⁾	Intel Pentium M processor, Intel Celeron M processor model 09.
00000000	0000	00	0110	1010	xxxx ⁽²⁾	Pentium III Xeon processor, model 0Ah
00000000	0000	00	0110	1011	XXXX ⁽²⁾	Pentium III processor, model 0Bh
0000000	0000	00	0110	1101	xxxx ⁽²⁾	Intel Pentium M processor, Intel Celeron M processor, model ODh. All processors are manufactured using the 90 nm process.
00000000	0000	00	0110	1110	xxxx ⁽²⁾	Intel Core™ Duo processor, Intel Core™ Solo processor, model 0Eh. All processors are manufactured using the 65 nm process.



Table 5-3. Intel486™ and Subsequent Processor Signatures (Sheet 3 of 4)

					1	1
Extended Family	Extended Model	Туре	Family Code	Model No.	Stepping ID	Description
00000000	0000	00	0110	1111	xxxx ⁽²⁾	Intel Core [™] 2 Duo processor, Intel Core [™] 2 Duo mobile processor, Intel Core [™] 2 Quad processor, Intel Core [™] 2 Quad mobile processor, Intel Core [™] 2 Extreme processor, Intel Pentium Dual-Core processor, Intel Xeon processor, model OFh. All processors are manufactured using the 65 nm process.
0000000	0001	00	0110	0110	xxxx ⁽²⁾	Intel Celeron processor model 16h. All processors are manufactured using the 65 nm process
00000000	0001	00	0110	0111	xxxx ⁽²⁾	Intel Core™2 Extreme processor, Intel Xeon processor, model 17h. All processors are manufactured using the 45 nm process.
00000000	0000	01	0110	0011	xxxx ⁽²⁾	Intel Pentium II OverDrive processor
00000000	0000	00	1111	0000	xxxx ⁽²⁾	Pentium 4 processor, Intel Xeon processor. All processors are model 00h and manufactured using the 0.18 micron process.
00000000	0000	00	1111	0001	xxxx ⁽²⁾	Pentium 4 processor, Intel Xeon processor, Intel Xeon processor MP, and Intel Celeron processor. All processors are model 01h and manufactured using the 0.18 micron process.
00000000	0000	00	1111	0010	XXXX ⁽²⁾	Pentium 4 processor, Mobile Intel Pentium 4 processor – M, Intel Xeon processor, Intel Xeon processor MP, Intel Celeron processor, and Mobile Intel Celeron processor. All processors are model 02h and manufactured using the 0.13 micron process.
00000000	0000	00	1111	0011	XXXX ⁽²⁾	Pentium 4 processor, Intel Xeon processor, Intel Celeron D processor. All processors are model 03h and manufactured using the 90 nm process.
00000000	0000	00	1111	0100	XXXX ⁽²⁾	Pentium 4 processor, Pentium 4 processor Extreme Edition, Pentium D processor, Intel Xeon processor, Intel Xeon processor MP, Intel Celeron D processor. All processors are model 04h and manufactured using the 90 nm process.



Table 5-3. Intel486™ and Subsequent Processor Signatures (Sheet 4 of 4)

Extended Family	Extended Model	Туре	Family Code	Model No.	Stepping ID	Description
0000000	0000	00	1111	0110	XXXX ⁽²⁾	Pentium 4 processor, Pentium D processor, Pentium processor Extreme Edition, Intel Xeon processor, Intel Xeon processor MP, Intel Celeron D processor. All processors are model 06h and manufactured using the 65 nm process.
00000000	0001	00	0110	1100	xxxx ⁽²⁾	Intel Atom processor. All processors are manufactured using the 45 nm process
0000000	0001	00	0110	1010	xxxx ⁽²⁾	Intel Core i7 processor and Intel Xeon processor. All processors are manufactured using the 45 nm process.
00000000	0001	00	0110	1101	xxxx ⁽²⁾	Intel Xeon processor MP. All processors are manufactured using the 45 nm process.
0000000	0001	00	0110	1110	XXXX (2)	Intel Core i5/i7 processor, Intel Core i5/i7 Mobile processor, and Intel Xeon processor. All processors are manufactured using the 45 nm process.
00000000	0010	00	0110	1110	xxxx ⁽²⁾	Intel Xeon processor MP. All processors are manufactured using the 45 nm process.
00000000	0010	00	0110	1111	xxxx ⁽²⁾	Intel Xeon processor MP. All processors are manufactured using the 32 nm process.
0000000	0010	00	0110	1100	xxxx ⁽²⁾	Intel Core i7 processor and Intel Xeon processor. All processors are manufactured using the 32 nm process.
00000000	0010	00	0110	0101	xxxx ⁽²⁾	Intel Core i3 processor and Intel Core i5/i7 Mobile processor. All processors are manufactured using the 32 nm process.
00000000	0010	00	0110	1010	xxxx ⁽²⁾	Intel Core i7 processor. All processors are manufactured using the 32 nm process.

Notes:

- This processor does not implement the CPUID instruction.
- Refer to the Intel486™ documentation, the Pentium® Processor Specification Update (Document Number 242480), the Pentium® Pro Processor Specification Update (Document Number 242689), the Pentium® II 242480), the Pentium® Processor Specification Update (Document Number 242689), the Pentium® II Processor Specification Update (Document Number 243337), the Pentium® II Xeon Processor Specification Update (Document Number 243748), the Pentium ® III Processor Specification Update (Document Number 244453), the Pentium® III Xeon® Processor Specification Update (Document Number 244460), the Pentium® 4 Processor Specification Update (Document Number 244460), the Pentium® 4 Processor Specification Update (Document Number 244460), the Pentium® 4 Processor Specification Update (Document Number 244460), the Pentium® 4 Processor Specification Update (Document Number 244460), the Pentium® 4 Processor Specification Update (Document Number 244460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processor Specification Update (Document Number 24460), the Pentium® 4 Processo Update (Document Number 249199), the Intel® Xeon® Processor Specification Update (Document Number 249678) or the Intel® Xeon® Processor MP Specification Update (Document Number 290741) for the latest list of stepping numbers.
 Stepping 3 implements the CPUID instruction.
- The definition of the type field for the OverDrive processor is 01h. An erratum on the Pentium OverDrive processor will always return 00h as the type.
- To differentiate between the Pentium II processor, model 5, Pentium II Xeon processor and the Celeron processor, model 5, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If no L2 cache is returned, the processor is identified as an Celeron processor, model 5. If 1M or 2M L2 cache size is reported, the processor is the Pentium II Xeon processor otherwise it is a Pentium II processor, model 5 or a Pentium II Xeon processor with 512-KB L2 cache size.



- 6. To differentiate between the Pentium III processor, model 7 and the Pentium III Xeon processor, model 7, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If 1M or 2M L2 cache size is reported, the processor is the Pentium III Xeon processor otherwise it is a Pentium III processor or a Pentium III Xeon processor with 512-KB L2 cache size.
- 7. To differentiate between the Pentium III processor, model 8 and the Pentium III Xeon processor, model 8, software should check the Brand ID values through executing CPUID instruction with EAX = 1.
- 8. To differentiate between the processors with the same processor Vendor ID, software should execute the Brand String functions and parse the Brand String.

5.1.2.2 Composing the Family, Model and Stepping (FMS) values

The processor family is an 8-bit value obtained by adding the Extended Family field of the processor signature returned by CPUID Function 1 with the Family field.

Equation 5-1. Calculated Family Value

```
F = Extended Family + Family
F = CPUID(1).EAX[27:20] + CPUID(1).EAX[11:8]
```

The processor model is an 8-bit value obtained by shifting left 4 the Extended Model field of the processor signature returned by CPUID Function 1 then adding the Model field.

Equation 5-2.Calculated Model Value

```
M = (Extended Model << 4) + Model
M = (CPUID(1).EAX[19:16] << 4) + CPUID(1).EAX[7:4]</pre>
```

The processor stepping is a 4-bit value obtained by copying the *Stepping* field of the processor signature returned by CPUID function 1.

Equation 5-3. Calculated Stepping Value

```
S = Stepping
S = CPUID(1).EAX[3:0]
```

Recommendations for Testing Compliance

New and existing software should be inspected to ensure code always uses:

- 1. The full 32-bit value when comparing processor signatures;
- 2. The full 12-bit value when comparing processor families, the full 8-bit value when comparing processor models; and
- 3. The 4-bit value when comparing processor steppings.

5.1.2.3 Feature Flags

When the EAX register contains a value of 1, the CPUID instruction (in addition to loading the processor signature in the EAX register) loads the EDX and ECX register with the feature flags. The feature flags (when a Flag = 1) indicate what features the processor supports. Table 5-4 and Table 5-5 detail the currently-defined feature flag values.

For future processors, refer to the programmer's reference manual, user's manual, or the appropriate documentation for the latest feature flag values.

Use the feature flags in applications to determine which processor features are supported. By using the CPUID feature flags to determine processor features, software can detect and avoid incompatibilities introduced by the addition or removal of processor features.



Table 5-4. Feature Flags Reported in the ECX Register (Sheet 1 of 2)

Bit	Name	Description when Flag = 1	Comments	
0	SSE3	Streaming SIMD Extensions 3	The processor supports the Streaming SIMD Extensions 3 instructions.	
1	PCLMULDQ	PCLMULDQ Instruction	The processor supports PCLMULDQ instruction.	
2	DTES64	64-Bit Debug Store	Indicates that the processor has the ability to write a history of the 64-bit branch to and from addresses into a memory buffer.	
3	MONITOR	MONITOR/MWAIT	The processor supports the MONITOR and MWAIT instructions.	
4	DS-CPL	CPL Qualified Debug Store	The processor supports the extensions to the Debug Store feature to allow for branch message storage qualified by CPL.	
5	VMX	Virtual Machine Extensions	The processor supports Intel® Virtualization Technology	
6	SMX	Safer Mode Extensions	The processor supports Intel® Trusted Execution Technology	
7	EIST	Enhanced Intel SpeedStep® Technology	The processor supports Enhanced Intel SpeedStep Technology and implements the IA32_PERF_STS and IA32_PERF_CTL registers.	
8	TM2	Thermal Monitor 2	The processor implements the Thermal Monitor 2 thermal control circuit (TCC).	
9	SSSE3	Supplemental Streaming SIMD Extensions 3	The processor supports the Supplemental Streaming SIMD Extensions 3 instructions.	
10	CNXT-ID	L1 Context ID	The L1 data cache mode can be set to either adaptive mode or shared mode by the BIOS.	
11		Reserved	Do not count on the value.	
12	FMA	Fused Multiply Add	The processor supports FMA extensions using YMM state.	
13	CX16	CMPXCHG16B	The processor supports the CMPXCHG16B instruction.	
14	xTPR	xTPR Update Control	The processor supports the ability to disable sending Task Priority messages. When this feature flag is set, Task Priority messages may be disabled. Bit 23 (Echo TPR disable) in the IA32_MISC_ENABLE MSR controls the sending of Task Priority messages.	
15	PDCM	Perfmon and Debug Capability	The processor supports the Performance Capabilities MSR. IA32_PERF_CAPABILITIES register is MSR 345h.	
16		Reserved	Do not count on the value.	
17	PCID	Process Context Identifiers	The processor supports PCIDs and that software may set CR4.PCIDE to 1.	
18	DCA	Direct Cache Access	The processor supports the ability to prefetch data from a memory mapped device.	
19	SSE4.1	Streaming SIMD Extensions 4.1	The processor supports the Streaming SIMD Extensions 4.1 instructions.	
			The processor supports the Streaming SIMD	
20	SSE4.2	Streaming SIMD Extensions 4.2	Extensions 4.2 instructions.	
20	SSE4.2 x2APIC	Streaming SIMD Extensions 4.2 Extended xAPIC Support		
		ŭ	Extensions 4.2 instructions.	
21	x2APIC	Extended xAPIC Support	Extensions 4.2 instructions. The processor supports x2APIC feature.	



Table 5-4. Feature Flags Reported in the ECX Register (Sheet 2 of 2)

Bit	Name	Description when Flag = 1	Comments
25	AES	AES Instruction Extensions	The processor supports the AES instruction extensions.
26	XSAVE	XSAVE/XSTOR States	The processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/ XGETBV instructions, and the XFEATURE_ENABLED_MASK register (XCR0)
27	OSXSAVE	OS-Enabled Extended State Management	A value of 1 indicates that the OS has enabled XSETBV/XGETBV instructions to access the XFEATURE_ENABLED_MASK register (XCRO), and support for processor extended state management using XSAVE/XRSTOR.
28	AVX	Advanced Vector Extensions	The processor supports the AVX instruction extensions.
30:29		Reserved	Do not count on the value.
31		Not Used	Always returns 0.



Table 5-5. Feature Flags Reported in the EDX Register (Sheet 1 of 2)

Bit	Name	Description when Flag = 1	Comments	
0	FPU	Floating-point Unit On-Chip	The processor contains an FPU that supports the Intel387 floating-point instruction set.	
1	VME	Virtual Mode Extension	The processor supports extensions to virtual-8086 mode.	
2	DE	Debugging Extension	The processor supports I/O breakpoints, including the CR4.DE bit for enabling debug extensions and optional trapping of access to the DR4 and DR5 registers.	
3	PSE	Page Size Extension	The processor supports 4-MB pages.	
4	TSC	Time Stamp Counter	The RDTSC instruction is supported including the CR4.TSD bit for access/privilege control.	
5	MSR	Model Specific Registers	Model Specific Registers are implemented with the RDMSR, WRMSR instructions	
6	PAE	Physical Address Extension	Physical addresses greater than 32 bits are supported.	
7	MCE	Machine-Check Exception	Machine-Check Exception, INT18, and the CR4.MCE enable bit are supported.	
8	CX8	CMPXCHG8 Instruction	The compare and exchange 8-bytes instruction is supported.	
9	APIC	On-chip APIC Hardware	The processor contains a software-accessible local APIC.	
10		Reserved	Do not count on the value.	
11	SEP	Fast System Call	Indicates whether the processor supports the Fast System Call instructions, SYSENTER and SYSEXIT. NOTE: Refer to Section 5.1.2.4 for further information regarding SYSENTER/SYSEXIT feature and SEP feature bit.	
12	MTRR	Memory Type Range Registers	The processor supports the Memory Type Range Registers specifically the MTRR_CAP register.	
13	PGE	Page Global Enable	The global bit in the page directory entries (PDEs) and page table entries (PTEs) is supported, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.	
14	MCA	Machine-Check Architecture	The Machine-Check Architecture is supported, specifically the MCG_CAP register.	
15	CMOV	Conditional Move Instruction	The processor supports CMOVcc, and if the FPU feature flag (bit 0) is also set, supports the FCMOVCC and FCOMI instructions.	
16	PAT	Page Attribute Table	Indicates whether the processor supports the Page Attribute Table. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory on 4K granularity through a linear address.	
17	PSE-36	36-bit Page Size Extension	Indicates whether the processor supports 4-MB pages that are capable of addressing physical memory beyond 4-GB. This feature indicates that the upper four bits of the physical address of the 4-MB page is encoded by bits 13-16 of the page directory entry.	
18	PSN	Processor serial number is present and enabled	The processor supports the 96-bit processor serial number feature, and the feature is enabled. Note: The Pentium 4 and subsequent processor	
19	CLFSH	CLFLUSH Instruction	families do not support this feature. Indicates that the processor supports the CLFLUSH	



Table 5-5. Feature Flags Reported in the EDX Register (Sheet 2 of 2)

Bit	Name	Description when Flag = 1	Comments	
20		Reserved	Do not count on the value.	
21	DS	Debug Store	Indicates that the processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities.	
22	ACPI	Thermal Monitor and Software Controlled Clock Facilities	The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.	
23	MMX	MMX technology	The processor supports the MMX technology instruction set extensions to Intel Architecture.	
24	FXSR	FXSAVE and FXSTOR Instructions	The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.	
25	SSE	Streaming SIMD Extensions	The processor supports the Streaming SIMD Extensions to the Intel Architecture.	
26	SSE2	Streaming SIMD Extensions 2	Indicates the processor supports the Streaming SIMD Extensions 2 Instructions.	
27	SS	Self-Snoop	The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus.	
28	нтт	Multi-Threading	The physical processor package is capable of supporting more than one logical processor. This field does not indicate that Hyper-Threading Technology or Core Multi-Processing (CMP) has been enabled for this specific processor. To determine if Hyper-Threading Technology or CMP is supported, compare value returned in EBX[23:16] after executing CPUID with EAX=1. If the resulting value is > 1, then the processor supports Multi-Threading. IF (CPUID(1).EBX[23:16] > 1) { Multi-Threading = TRUE } ELSE Multi-Threading = FALSE }	
29	TM	Thermal Monitor	The processor implements the Thermal Monitor automatic thermal control circuitry (TCC).	
30		Reserved	Do not count on the value.	
31	PBE	Pending Break Enable	The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the IA32_MISC_ENABLE MSR enables this capability.	

5.1.2.4 SYSENTER/SYSEXIT – SEP Features Bit

The SYSENTER Present (SEP) Feature bit (returned in EDX bit 11 after execution of CPUID Function 1) indicates support for SYSENTER/SYSEXIT instructions. An operating system that detects the presence of the SEP Feature bit must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present:



The Pentium Pro processor (Model = 1) returns a set SEP CPUID feature bit, but should not be used by software.

5.1.3 Cache Descriptors (Function 02h)

When the EAX register contains a value of 2, the CPUID instruction loads the EAX, EBX, ECX and EDX registers with descriptors that indicate the processor's cache and TLB characteristics. The lower 8 bits of the EAX register (AL) contain a value that identifies the number of times the CPUID must be executed in order to obtain a complete image of the processor's caching systems. For example, the Intel® Core $^{\text{TM}}$ i7 processor returns a value of 01h in the lower 8 bits of the EAX register to indicate that the CPUID instruction need only be executed once (with EAX = 2) to obtain a complete image of the processor configuration.

The remainder of the EAX register, the EBX, ECX and EDX registers, contain the cache and Translation Lookaside Buffer (TLB) descriptors. Table 5-6 shows that when bit 31 in a given register is zero, that register contains valid 8-bit descriptors. To decode descriptors, move sequentially from the most significant byte of the register down through the least significant byte of the register. Assuming bit 31 is 0, then that register contains valid cache or TLB descriptors in bits 24 through 31, bits 16 through 23, bits 8 through 15 and bits 0 through 7. Software must compare the value contained in each of the descriptor bit fields with the values found in Table 5-7 to determine the cache and TLB features of a processor.

Table 5-7 lists the current cache and TLB descriptor values and their respective characteristics. This list will be extended in the future as necessary. Between models and steppings of processors the cache and TLB information may change bit field locations, therefore it is important that software not assume fixed locations when parsing the cache and TLB descriptors.

Table 5-6. Descriptor Formats

Register bit 31	Descriptor Type	Description
1	Reserved	Reserved for future use.
0	8-bit descriptors	Descriptors point to a parameter table to identify cache characteristics. The descriptor is null if it has a 0 value.

Table 5-7. Cache and TLB Descriptor Decode Values (Sheet 1 of 4)

Value	Туре	Cache or TLB Descriptor Description		
00h	General	Null Descriptor, this byte contains no information		
01h	TLB	Instruction TLB: 4-KB Pages, 4-way set associative, 32 entries		
02h	TLB	Instruction TLB: 4-MB Pages, fully associative, 2 entries		
03h	TLB	Data TLB: 4-KB Pages, 4-way set associative, 64 entries		
04h	TLB	Data TLB: 4-MB Pages, 4-way set associative, 8 entries		
05h	TLB	Data TLB: 4-MB Pages, 4-way set associative, 32 entries		



Table 5-7. Cache and TLB Descriptor Decode Values (Sheet 2 of 4)

Cache Type Cache 1st-level instruction cache: 8-KB, 4-way set associative, 32-byte line size O8h Cache 1st-level instruction cache: 16-KB, 4-way set associative, 32-byte line size O8h Cache 1st-level instruction cache: 32-KB, 4-way set associative, 32-byte line size O8h Cache 1st-level data cache: 8-KB, 2-way set associative, 32-byte line size O8h TLB Instruction TLB: 4-MB pages, 4-way set associative, 32-byte line size O8h Cache 1st-level data cache: 16-KB, 4-way set associative, 4 entries O6h Cache 1st-level Data Cache: 16-KB, 4-way set associative, 4-byte line size O7h Cache 1st-level Data Cache: 16-KB, 4-way set associative, 4-byte line size O8h Cache 1st-level Data Cache: 16-KB, 4-way set associative, 64-byte line size O7h Cache 1st-level cache: 26-KB, 8-way set associative, 64-byte line size O7h Cache 1st-level cache: 256-KB, 8-way set associative, 64-byte line size O7h Cache 3rd-level cache: 25-KB, 4-way set associative, sectored cache, 64-byte line size O7h Cache 3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size O7h Cache 3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size O7h Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size O7h Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size O7h Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size O7h Cache 1st-level cache: 128-KB, 4-way set associative, 32-byte line size O7h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size O7h Cache 2nd-level cache: 14-KB, 4-way set associative, 32-byte line size O7h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size O7h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size O7h Cache 3rd-level cache: 1-MB, 4-way set associative, 64-byte line size O7h Cache 3rd-level cache: 1-MB, 4-way set associative, 64-byte line size O7h Loche 3rd-level cache: 1-MB, 1-way set associative, 64-byte line size O7h Cache 3rd-level cache:			Descriptor Decode Values (Sheet 2 of 4)
OBh Cache Ist-level instruction cache: 16-KB, 4-way set associative, 32-byte line size OBh Cache Ist-level data cache: 8-KB, 2-way set associative, 32-byte line size OBh TLB Instruction TLB: 4-MB pages, 4-way set associative, 4 entries OCh Cache Ist-level data cache: 16-KB, 4-way set associative, 4 entries OCh Cache Ist-level data cache: 16-KB, 4-way set associative, 4 entries OCh Cache Ist-level Data Cache: 16-KB, 4-way set associative, 4 entries OCh Cache Ist-level Data Cache: 16-KB, 4-way set associative, 64-byte line size, ECC OEh Cache Ist-level Data Cache: 24-KB, 6-way set associative, 64-byte line size, ECC 21h Cache Ist-level cache: 256-KB, 8-way set associative, 64-byte line size 22h Cache Ist-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size 23h Cache Ist-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache Ist-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size 27h Cache Ist-level cache: 3-KB, 8-way set associative, 64-byte line size 27h Cache Ist-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 28h Cache Ist-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 29h Cache Ist-level cache: 128-KB, 4-way set associative, 64-byte line size 29h Cache Ist-level cache: 128-KB, 4-way set associative, 32-byte line size 29h Cache Ist-level cache: 128-KB, 4-way set associative, 32-byte line size 29h Cache Ist-level cache: 128-KB, 4-way set associative, 32-byte line size 29h Cache Ist-level cache: 128-KB, 4-way set associative, 32-byte line size 29h Cache Ist-level cache: 128-KB, 4-way set associative, 32-byte line size 29h Cache Ist-level cache: 128-KB, 4-way set associative, 32-byte line size 29h Cache Ist-level cache: 128-KB, 4-way set associative, 32-byte line size 29h Cache Ist-level cache: 128-KB, 4-way set associative, 32-byte line size 29h Cache Ist-level cache: 128-KB, 12-way set associative, 44-byte line size 29h Cache Ist-level cache: 12-MB, 12-way set	Value	Type	Cache or TLB Descriptor Description
O9h Cache 1st-level Instruction Cache: 32-KB, 4-way set associative, 64-byte line size OAh Cache 1st-level data cache: 8-KB, 2-way set associative, 32-byte line size OBh TLB Instruction TLB: 4-MB pages, 4-way set associative, 4 entries OCh Cache 1st-level data cache: 16-KB, 4-way set associative, 4-byte line size ODh Cache 1st-level Data Cache: 16-KB, 4-way set associative, 64-byte line size, ECC OEh Cache 1st-level Data Cache: 16-KB, 4-way set associative, 64-byte line size, ECC OEh Cache 2nd-level cache: 256-KB, 8-way set associative, 64-byte line size, ECC 21h Cache 3rd-level cache: 512-KB, 4-way set associative, sectored cache, 64-byte line size 22h Cache 3rd-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 4-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 4-MB, 8-way set associative, sectored cache, 64-byte line size 26h Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size 27h Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size 28h Cache 1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 29h Cache 1st-level cache: 2-B-KB, 4-way set associative, 64-byte line size 29h Cache 2nd-level cache: 2-B-KB, 4-way set associative, 32-byte line size 29h Cache 2nd-level cache: 256-KB, 4-way set associative, 32-byte line size 29h Cache 2nd-level cache: 256-KB, 4-way set associative, 32-byte line size 29h Cache 2nd-level cache: 2-B-KB, 4-way set associative, 32-byte line size 29h Cache 2nd-level cache: 3-B-KB, 4-way set associative, 32-byte line size 29h Cache 3rd-level cache: 3-B-KB, 4-way set associative, 32-byte line size 29h Cache 3rd-level cache: 3-B-KB, 4-way set associative, 4-byte line size 29h Cache 3rd-level cache: 3-B-KB, 16-way set associative, 64-byte line size 29h Cache 3rd-level cache: 4-B-KB, 16-way set associative, 64-byte line size 29h Cache 3rd-level cache: 4-B-KB, 16-way set associative, 64-byte line size 29h Cache 3rd-level cache: 12-B-K	06h	Cache	1st-level instruction cache: 8-KB, 4-way set associative, 32-byte line size
OAh Cache 1st-level data cache: 8-KB, 2-way set associative, 32-byte line size OBh TLB Instruction TLB: 4-MB pages, 4-way set associative, 4 entries OCh Cache 1st-level data cache: 16-KB, 4-way set associative, 64-byte line size ODh Cache 1st-level Data Cache: 16-KB, 4-way set associative, 64-byte line size, ECC OEh Cache 1st-level Data Cache: 24-KB, 6-way set associative, 64-byte line size, ECC 21h Cache 2nd-level cache: 256-KB, 8-way set associative, 64-byte line size 22h Cache 3rd-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size 23h Cache 3rd-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size 27h Cache 3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size 27h Cache 3rd-level cache: 32-KB, 8-way set associative, 64-byte line size 27h Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size 27h Cache 1st-level cache: 128-KB, 4-way set associative, 64-byte line size 28h Cache 1st-level cache: 128-KB, 4-way set associative, 32-byte line size 48h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 48h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 48h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 48h Cache 3rd-level cache: 2-MB, 4-way set associative, 32-byte line size 48h Cache 3rd-level cache: 3-MB, 4-way set associative, 32-byte line size 48h Cache 3rd-level cache: 3-MB, 4-way set associative, 32-byte line size 48h Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 3-MB, 18-way set associative,	08h	Cache	1st-level instruction cache: 16-KB, 4-way set associative, 32-byte line size
OBh TLB Instruction TLB: 4-MB pages, 4-way set associative, 4 entries OCh Cache 1st-level data cache: 16-KB, 4-way set associative, 32-byte line size ODh Cache 1st-level Data Cache: 16-KB, 4-way set associative, 64-byte line size, ECC OEh Cache 1st-level Data Cache: 16-KB, 4-way set associative, 64-byte line size, ECC OEh Cache 2nd-level cache: 256-KB, 8-way set associative, 64-byte line size 22h Cache 3rd-level cache: 212-KB, 4-way set associative, sectored cache, 64-byte line size Cache 3rd-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size 26h Cache 3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size 27h Cache 3rd-level cache: 3-KB, 8-way set associative, 64-byte line size 28h Cache 1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 28h Cache 1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 28h Cache 1st-level cache: 128-KB, 4-way set associative, 32-byte line size 28h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 28h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 28h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 28h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 48h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 48h Cache 2nd-level cache: 3-MB, 4-way set associative, 32-byte line size 48h Cache 3rd-level cache: 3-MB, 4-way set associative, 44-byte line size 48h Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 18-MB, 16-way set associative, 64-byte line size 48h Cache 3rd-level cache: 18-MB, 16-way set associative, 64-byte line size 48h Cache 3rd-level cache: 18-MB, 18-w	09h	Cache	1st-level Instruction Cache: 32-KB, 4-way set associative, 64-byte line size
OCh Cache 1st-level data cache: 16-KB, 4-way set associative, 32-byte line size ODh Cache 1st-level Data Cache: 16-KB, 4-way set associative, 64-byte line size, ECC OEh Cache 1st-level Data Cache: 24-KB, 6-way set associative, 64-byte line size, ECC 21h Cache 2nd-level cache: 256-KB, 8-way set associative, 64-byte line size 22h Cache 3rd-level cache: 512-KB, 4-way set associative, sectored cache, 64-byte line size 23h Cache 3rd-level cache: 512-KB, 4-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 4-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 32-KB, 8-way set associative, 64-byte line size 26h Cache 1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 27h Cache 1st-level cache: 32-KB, 8-way set associative, 64-byte line size 28h Cache No 2nd-level cache: 32-KB, 8-way set associative, 64-byte line size 29h Cache No 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 29h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 29h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 29h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 29h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 29h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 29h Cache 3rd-level cache: 8-MB, 8-way set associative, 64-byte line size 29h Cache 3rd-level cache: 8-MB, 16-way set associative, 64-byte line size 29h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 29h Cache 3rd-level cache: 1-MB, 16-way set associative, 64-byte line size 29h Cache 3rd-level cache: 1-MB, 16-way set associative, 64-byte line size 29h Cache 3rd-level cache: 1-MB, 16-way set associative, 64-byte line size 29h Cache 3rd-level cache: 1-MB, 16-way set associative, 64-byte line size 29h Cache 3rd-level cache: 1-MB, 16-way set associative, 64-by	0Ah	Cache	1st-level data cache: 8-KB, 2-way set associative, 32-byte line size
ODh Cache 1st-level Data Cache: 16-KB, 4-way set associative, 64-byte line size, ECC OEh Cache 1st-level Data Cache: 24-KB, 6-way set associative, 64-byte line size, ECC 21h Cache 2nd-level cache: 256-KB, 8-way set associative, 64-byte line size 22h Cache 3rd-level cache: 512-KB, 4-way set associative, sectored cache, 64-byte line size 23h Cache 3rd-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 4-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 4-MB, 8-way set associative, sectored cache, 64-byte line size 26h Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size 27ch Cache 1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 28ch Cache 1st-level cache: 32-KB, 8-way set associative, 64-byte line size 28ch No 2nd-level cache: 1gk-KB, 4-way set associative, 32-byte line size 38ch Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 38ch Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 38ch Cache 2nd-level cache: 1mB, 4-way set associative, 32-byte line size 38ch Cache 2nd-level cache: 2mB, 4-way set associative, 32-byte line size 38ch Cache 2nd-level cache: 2mB, 4-way set associative, 32-byte line size 38ch Cache 3rd-level cache: 3mB, 12-way set associative, 64-byte line size 38ch Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size 38ch Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 38ch Cache 3rd-level cache: 8-MB, 16-way set associative, 64-byte line size 38ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 38ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 38ch Cache 3rd-level cache: 14-MB, 16-way set associative, 64-byte line size 38ch Cache 3rd-level cache: 14-MB, 16-way set associative, 64-byte line size 38ch Cache 3rd-level cache: 14-MB, 16-way set associative, 64-byte line size 38ch Cache 3rd-level cache: 14-MB, 16-way set associativ	0Bh	TLB	Instruction TLB: 4-MB pages, 4-way set associative, 4 entries
OEh Cache 1st-level Data Cache: 24-KB, 6-way set associative, 64-byte line size. ECC 21h Cache 2nd-level cache: 256-KB, 8-way set associative, 64-byte line size 22h Cache 3rd-level cache: 512-KB, 4-way set associative, sectored cache, 64-byte line size 23h Cache 3rd-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size 26h Cache 3rd-level cache: 4-MB, 8-way set associative, sectored cache, 64-byte line size 27h Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size 28h Cache 1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 28h Cache 1st-level cache: 128-KB, 4-way set associative, 64-byte line size 38h Cache 1st-level cache: 128-KB, 4-way set associative, 32-byte line size 38h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 38h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 38h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 38h Cache 2nd-level cache: 2-MB, 4-way set associative, 32-byte line size 38h Cache 2nd-level cache: 4-MB, 4-way set associative, 32-byte line size 38h Cache 2nd-level cache: 3-MB, 8-way set associative, 64-byte line size 38h Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size 38h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 39h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 48h Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 6-MB, 16-way set associative, 64-byte line size 48h	0Ch	Cache	1st-level data cache: 16-KB, 4-way set associative, 32-byte line size
21h Cache 2nd-level cache: 256-KB, 8-way set associative, 64-byte line size 22h Cache 3rd-level cache: 512-KB, 4-way set associative, sectored cache, 64-byte line size 23h Cache 3rd-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 4-MB, 8-way set associative, sectored cache, 64-byte line size 26h Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size 27h Cache 1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 28h Cache No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache 48h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 48h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 48h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 48h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 48h Cache 3rd-level cache: 4-MB, 4-way set associative, 32-byte line size 48h Cache 3rd-level cache: 4-MB, 4-way set associative, 64-byte line size 48h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 48h Cache 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 48h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 48h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 48h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 48h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 48h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 48h Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 6-MB, 18-way set associative, 64-byte line size 48h Cache 3rd-level cache: 6-MB, 18-way set associative, 64-byte line size 48h Cache 3rd-level cache: 18-MB, 18-way set associative, 64-byte l	0Dh	Cache	1st-level Data Cache: 16-KB, 4-way set associative, 64-byte line size, ECC
22h Cache 3rd-level cache: 512-KB, 4-way set associative, sectored cache, 64-byte line size 23h Cache 3rd-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size 29h Cache 3rd-level cache: 4-MB, 8-way set associative, sectored cache, 64-byte line size 20h Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size 30h Cache 1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 40h Cache No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache 41h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 42h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 43h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 44h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 45h Cache 3rd-level cache: 4-MB, 4-way set associative, 32-byte line size 46h Cache 3rd-level cache: 4-MB, 4-way set associative, 32-byte line size 47h Cache 3rd-level cache: 4-MB, 8-way set associative, 64-byte line size 48h Cache 3rd-level cache: 3-MB, 8-way set associative, 64-byte line size 49h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 40h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 41h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 42h Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 42h Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 43h Cache 3rd-level cache: 6-MB, 16-way set associative, 64-byte line size 44h Cache 3rd-level cache: 6-MB, 16-way set associative, 64-byte line size 45h Cache 3rd-level cache: 6-MB, 16-way set associative, 64-byte line size 46h Cache 3rd-level cache: 6-MB, 16-way set associative, 64-byte line size 47h La Instruction TLB: 4-KB pages, 32 entries 58h TLB Instruction TLB: 4-KB pages, 32 entries 59h TLB Instruction TLB: 4-KB pages, 4-way set ass	0Eh	Cache	1st-level Data Cache: 24-KB, 6-way set associative, 64-byte line size, ECC
23h Cache 3rd-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size 25h Cache 3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size 27h Cache 3rd-level cache: 4-MB, 8-way set associative, sectored cache, 64-byte line size 27h Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size 37h Cache 1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 38h Cache 1st-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache 48h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 48h Cache 2nd-level cache: 55h, 4-way set associative, 32-byte line size 48h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 48h Cache 2nd-level cache: 2-MB, 4-way set associative, 32-byte line size 48h Cache 3rd-level cache: 2-MB, 4-way set associative, 32-byte line size 48h Cache 3rd-level cache: 4-MB, 4-way set associative, 32-byte line size 48h Cache 3rd-level cache: 3-MB, 8-way set associative, 64-byte line size 48h Cache 2nd-level cache: 3-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 8-MB, 12-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 14-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 10-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 10-way set a	21h	Cache	2nd-level cache: 256-KB, 8-way set associative, 64-byte line size
25h Cache 3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size 29h Cache 3rd-level cache: 4-MB, 8-way set associative, sectored cache, 64-byte line size 2Ch Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size 30h Cache 1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 40h Cache No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache 41h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 42h Cache 2nd-level cache: 256-KB, 4-way set associative, 32-byte line size 43h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 44h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 45h Cache 2nd-level cache: 2-MB, 4-way set associative, 32-byte line size 46h Cache 3rd-level cache: 4-MB, 4-way set associative, 64-byte line size 47h Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size 48h Cache 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size unified on-die 49h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family OFh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 8-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 18-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 18-MB, 16-way set associative, 64-byte line size 4Ch Cache 1sd-level cache: 18-MB, 16-way set associative, 64-byte line size 4Ch Cache 1sd-level cache: 18-MB, 18-way set associative, 64-byte line size 4Ch Cache 1sd-level cache: 18-MB, 18-way set associative, 64-byte line size 4Ch Cache 1sd-level cache: 18-MB, 18-way set associative, 64-byte line size 4Ch Cache 1sd-level cache: 18-MB, 18-way set associative, 64-byte line size 4Ch Cache 1sd-level cache: 18-MB, 18-way set associative, 64-byte line size 4Ch Cache 1sd-level cache: 18-MB, 18-w	22h	Cache	3rd-level cache: 512-KB, 4-way set associative, sectored cache, 64-byte line size
29h Cache 3rd-level cache: 4-MB, 8-way set associative, sectored cache, 64-byte line size 20h Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size 30h Cache 1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 40h Cache No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache 41h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 42h Cache 2nd-level cache: 256-KB, 4-way set associative, 32-byte line size 43h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 44h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 45h Cache 2nd-level cache: 2-MB, 4-way set associative, 32-byte line size 46h Cache 3rd-level cache: 4-MB, 4-way set associative, 44-byte line size 47h Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size 48h Cache 2nd-level cache: 3-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size unified on-die 49h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family OFh, Model Obh, 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 18-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 18-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 18-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 18-MB, 16-way set associative, 64-byte line size 4Bh Cache 3rd-level cache: 18-MB, 16-way set associative, 64-byte line size 4Bh Cache 1ntruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB pages, 4-way set associative, 64-byte line size 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 7 entries 55h TLB Instruction TLB: 4-KB pages, 4-way set associative, 16 entries 57h TLB Data TLB: 4-KB pages, 4-way set associative, 3	23h	Cache	3rd-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size
2Ch Cache 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size 30h Cache 1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 40h Cache No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache 41h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 42h Cache 2nd-level cache: 256-KB, 4-way set associative, 32-byte line size 43h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 44h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 45h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 46h Cache 3rd-level cache: 2-MB, 4-way set associative, 32-byte line size 47h Cache 3rd-level cache: 2-MB, 4-way set associative, 64-byte line size 47h Cache 3rd-level cache: 8-MB, 8-way set associative, 64-byte line size 47h Cache 3rd-level cache: 3-MB, 12-way set associative, 64-byte line size, unified on-die 47h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 14-MB, 14-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 14-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 14-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 14-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 14-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 14-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 14-MB, 16-way set associative, 64-byte line size 4Ch Lache 14-byte line size 4Ch Cache 14-b	25h	Cache	3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size
30h Cache 1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size 40h Cache No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache 41h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 42h Cache 2nd-level cache: 256-KB, 4-way set associative, 32-byte line size 43h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 44h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 45h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 46h Cache 3rd-level cache: 2-MB, 4-way set associative, 32-byte line size 47h Cache 3rd-level cache: 4-MB, 4-way set associative, 32-byte line size 47h Cache 3rd-level cache: 8-MB, 8-way set associative, 64-byte line size 47h Cache 3rd-level cache: 8-MB, 8-way set associative, 64-byte line size 48h Cache 2nd-level cache: 3-MB, 12-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 16-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 70-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte	29h	Cache	3rd-level cache: 4-MB, 8-way set associative, sectored cache, 64-byte line size
40h Cache No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache 41h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 42h Cache 2nd-level cache: 256-KB, 4-way set associative, 32-byte line size 43h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 44h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 45h Cache 2nd-level cache: 2-MB, 4-way set associative, 32-byte line size 46h Cache 3rd-level cache: 4-MB, 4-way set associative, 64-byte line size 47h Cache 3rd-level cache: 4-MB, 8-way set associative, 64-byte line size 48h Cache 2nd-level cache: 3-MB, 12-way set associative, 64-byte line size 48h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model Ofh) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 8-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 6-MB, 24-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level ca	2Ch	Cache	1st-level data cache: 32-KB, 8-way set associative, 64-byte line size
41h Cache 2nd-level cache: 128-KB, 4-way set associative, 32-byte line size 42h Cache 2nd-level cache: 256-KB, 4-way set associative, 32-byte line size 43h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 44h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 45h Cache 2nd-level cache: 2-MB, 4-way set associative, 32-byte line size 46h Cache 3rd-level cache: 4-MB, 4-way set associative, 64-byte line size 47h Cache 3rd-level cache: 8-MB, 8-way set associative, 64-byte line size 48h Cache 2nd-level cache: 3-MB, 12-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 8-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Eh Cache 2nd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 55h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 7 entries 56h TLB L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries 57h TLB Data TLB: 4-KB pages, 10lly associative, 16 entries	30h	Cache	1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size
42h Cache 2nd-level cache: 256-KB, 4-way set associative, 32-byte line size 43h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 44h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 45h Cache 2nd-level cache: 2-MB, 4-way set associative, 32-byte line size 46h Cache 3rd-level cache: 2-MB, 4-way set associative, 64-byte line size 47h Cache 3rd-level cache: 8-MB, 8-way set associative, 64-byte line size 48h Cache 2nd-level cache: 3-MB, 12-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 8-MB, 12-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Eh Cache 2nd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 55h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 7 entries 56h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries 57h TLB Data TLB: 4-KB pages, 4-way set associative, 16 entries 58h TLB Data TLBO: 4-KB pages, fully associative, 16 entries	40h	Cache	No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache
43h Cache 2nd-level cache: 512-KB, 4-way set associative, 32-byte line size 44h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 45h Cache 2nd-level cache: 2-MB, 4-way set associative, 32-byte line size 46h Cache 3rd-level cache: 4-MB, 4-way set associative, 64-byte line size 47h Cache 3rd-level cache: 8-MB, 8-way set associative, 64-byte line size 48h Cache 2nd-level cache: 3-MB, 12-way set associative, 64-byte line size, unified on-die 49h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Eh Cache 2nd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 26 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 7 entries 51h TLB L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries 51h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries 51h TLB Data TLB: 4-KB pages, 4-way set associative, 16 entries	41h	Cache	2nd-level cache: 128-KB, 4-way set associative, 32-byte line size
44h Cache 2nd-level cache: 1-MB, 4-way set associative, 32-byte line size 45h Cache 2nd-level cache: 2-MB, 4-way set associative, 32-byte line size 46h Cache 3rd-level cache: 4-MB, 4-way set associative, 64-byte line size 47h Cache 3rd-level cache: 8-MB, 8-way set associative, 64-byte line size 48h Cache 2nd-level cache: 3-MB, 12-way set associative, 64-byte line size, unified on-die 49h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Bh Cache 3rd-level cache: 8-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Eh Cache 2nd-level cache: 6-MB, 24-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 52h TLB Instruction TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries 58h TLB Data TLBO: 2-MB or 4-MB pages, 4-way associative, 16 entries	42h	Cache	2nd-level cache: 256-KB, 4-way set associative, 32-byte line size
45h Cache 2nd-level cache: 2-MB, 4-way set associative, 32-byte line size 46h Cache 3rd-level cache: 4-MB, 4-way set associative, 64-byte line size 47h Cache 3rd-level cache: 8-MB, 8-way set associative, 64-byte line size 48h Cache 2nd-level cache: 3-MB, 12-way set associative, 64-byte line size, unified on-die 49h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Bh Cache 3rd-level cache: 8-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Eh Cache 2nd-level cache: 6-MB, 24-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 51h TLB Instruction TLB: 4-MB pages, 4-Way set associative, 7 entries 51h TLB LD Data TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB Data TLB: 4-KB pages, 4-way set associative, 16 entries 5Ah TLB Data TLB: 2-MB or 4-MB pages, 4-way associative, 32 entries	43h	Cache	2nd-level cache: 512-KB, 4-way set associative, 32-byte line size
46h Cache 3rd-level cache: 4-MB, 4-way set associative, 64-byte line size 47h Cache 3rd-level cache: 8-MB, 8-way set associative, 64-byte line size 48h Cache 2nd-level cache: 3-MB, 12-way set associative, 64-byte line size, unified on-die 49h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Bh Cache 3rd-level cache: 8-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Eh Cache 2nd-level cache: 6-MB, 24-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 52h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 55h TLB Instruction TLB: 4-KB pages, 4-way set associative, 16 entries 57h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 32 entries 5Ah TLB Data TLBO: 2-MB or 4-MB pages, 4-way associative, 32 entries	44h	Cache	2nd-level cache: 1-MB, 4-way set associative, 32-byte line size
47h Cache 3rd-level cache: 8-MB, 8-way set associative, 64-byte line size 48h Cache 2nd-level cache: 3-MB, 12-way set associative, 64-byte line size, unified on-die 49h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Bh Cache 3rd-level cache: 8-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 6-MB, 24-way set associative, 64-byte line size 4Eh Cache 2nd-level cache: 6-MB, 24-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 52h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 55h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries 57h TLB Data TLB0: 4-KB pages, fully associative, 16 entries 5Ah TLB Data TLB0: 2-MB or 4-MB pages, 4-way sesociative, 32 entries	45h	Cache	2nd-level cache: 2-MB, 4-way set associative, 32-byte line size
48h Cache 2nd-level cache: 3-MB, 12-way set associative, 64-byte line size, unified on-die 49h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Bh Cache 3rd-level cache: 8-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Eh Cache 2nd-level cache: 6-MB, 24-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 52h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 55h TLB Instruction TLB: 4-KB pages, 4-way set associative, 16 entries 57h TLB Data TLB: 4-KB pages, fully associative, 16 entries 58h TLB Data TLBO: 2-MB or 4-MB pages, 4-way associative, 32 entries	46h	Cache	3rd-level cache: 4-MB, 4-way set associative, 64-byte line size
49h Cache 3rd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Bh Cache 3rd-level cache: 8-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Eh Cache 2nd-level cache: 6-MB, 24-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 52h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 55h TLB Instruction TLB: 2-MB pages, 4-way set associative, 16 entries 57h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 32 entries 58h TLB Data TLBO: 2-MB or 4-MB pages, 4-way associative, 32 entries	47h	Cache	3rd-level cache: 8-MB, 8-way set associative, 64-byte line size
Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size 4Ah Cache 3rd-level cache: 6-MB, 12-way set associative, 64-byte line size 4Bh Cache 3rd-level cache: 8-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Eh Cache 2nd-level cache: 6-MB, 24-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries 52h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 55h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 56h TLB L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB Data TLB: 4-KB pages, fully associative, 16 entries 58h TLB Data TLBO: 4-KB pages, fully associative, 32 entries	48h	Cache	2nd-level cache: 3-MB, 12-way set associative, 64-byte line size, unified on-die
4Bh Cache 3rd-level cache: 8-MB, 16-way set associative, 64-byte line size 4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Eh Cache 2nd-level cache: 6-MB, 24-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries 52h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 55h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 56h TLB L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB Data TLB: 4-KB pages, 4-way set associative, 16 entries 58h TLB Data TLBO: 4-KB pages, fully associative, 16 entries	49h	Cache	Family 0Fh, Model 06h)
4Ch Cache 3rd-level cache: 12-MB, 12-way set associative, 64-byte line size 4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Eh Cache 2nd-level cache: 6-MB, 24-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries 52h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 55h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 56h TLB L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB Data TLB: 4-KB pages, fully associative, 16 entries 59h TLB Data TLBO: 4-KB pages, fully associative, 16 entries 5Ah TLB Data TLBO: 2-MB or 4-MB pages, 4-way associative, 32 entries	4Ah	Cache	3rd-level cache: 6-MB, 12-way set associative, 64-byte line size
4Dh Cache 3rd-level cache: 16-MB, 16-way set associative, 64-byte line size 4Eh Cache 2nd-level cache: 6-MB, 24-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries 52h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 55h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 56h TLB L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB Data TLB: 4-KB pages, 4-way set associative, 16 entries 59h TLB Data TLBO: 4-KB pages, fully associative, 16 entries 5Ah TLB Data TLBO: 2-MB or 4-MB pages, 4-way associative, 32 entries	4Bh	Cache	3rd-level cache: 8-MB, 16-way set associative, 64-byte line size
4Eh Cache 2nd-level cache: 6-MB, 24-way set associative, 64-byte line size 4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries 52h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 55h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 56h TLB L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB Data TLB: 4-KB pages, 4-way set associative, 16 entries 59h TLB Data TLBO: 4-KB pages, fully associative, 16 entries 5Ah TLB Data TLBO: 2-MB or 4-MB pages, 4-way associative, 32 entries	4Ch	Cache	3rd-level cache: 12-MB, 12-way set associative, 64-byte line size
4Fh TLB Instruction TLB: 4-KB pages, 32 entries 50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries 52h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 55h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 56h TLB L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries 59h TLB Data TLBO: 4-KB pages, fully associative, 16 entries 5Ah TLB Data TLBO: 2-MB or 4-MB pages, 4-way associative, 32 entries	4Dh	Cache	3rd-level cache: 16-MB, 16-way set associative, 64-byte line size
50h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries 51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries 52h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 55h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 56h TLB L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries 59h TLB Data TLBO: 4-KB pages, fully associative, 16 entries 5Ah TLB Data TLBO: 2-MB or 4-MB pages, 4-way associative, 32 entries	4Eh	Cache	2nd-level cache: 6-MB, 24-way set associative, 64-byte line size
51h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries 52h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 55h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 56h TLB L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries 59h TLB Data TLB0: 4-KB pages, fully associative, 16 entries 5Ah TLB Data TLB0: 2-MB or 4-MB pages, 4-way associative, 32 entries	4Fh	TLB	Instruction TLB: 4-KB pages, 32 entries
52h TLB Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries 55h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 56h TLB L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries 59h TLB Data TLB0: 4-KB pages, fully associative, 16 entries 5Ah TLB Data TLB0: 2-MB or 4-MB pages, 4-way associative, 32 entries	50h	TLB	Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries
55h TLB Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries 56h TLB L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries 59h TLB Data TLB0: 4-KB pages, fully associative, 16 entries 5Ah TLB Data TLB0: 2-MB or 4-MB pages, 4-way associative, 32 entries	51h	TLB	Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries
56h TLB L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries 57h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries 59h TLB Data TLBO: 4-KB pages, fully associative, 16 entries 5Ah TLB Data TLBO: 2-MB or 4-MB pages, 4-way associative, 32 entries	52h	TLB	Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries
57h TLB L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries 59h TLB Data TLB0: 4-KB pages, fully associative, 16 entries 5Ah TLB Data TLB0: 2-MB or 4-MB pages, 4-way associative, 32 entries	55h	TLB	Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries
59h TLB Data TLB0: 4-KB pages, fully associative, 16 entries 5Ah TLB Data TLB0: 2-MB or 4-MB pages, 4-way associative, 32 entries	56h	TLB	L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries
5Ah TLB Data TLB0: 2-MB or 4-MB pages, 4-way associative, 32 entries	57h	TLB	L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries
	59h	TLB	Data TLB0: 4-KB pages, fully associative, 16 entries
	5Ah	TLB	Data TLB0: 2-MB or 4-MB pages, 4-way associative, 32 entries
5Bh TLB Data TLB: 4-KB or 4-MB pages, fully associative, 64 entries	5Bh	TLB	Data TLB: 4-KB or 4-MB pages, fully associative, 64 entries



Table 5-7. Cache and TLB Descriptor Decode Values (Sheet 3 of 4)

Oddile	and itb	Descriptor Decode Values (Sneet 3 of 4)
Value	Туре	Cache or TLB Descriptor Description
5Ch	TLB	Data TLB: 4-KB or 4-MB pages, fully associative, 128 entries
5Dh	TLB	Data TLB: 4-KB or 4-MB pages, fully associative, 256 entries
60h	Cache	1st-level data cache: 16-KB, 8-way set associative, sectored cache, 64-byte line size
66h	Cache	1st-level data cache: 8-KB, 4-way set associative, sectored cache, 64-byte line size
67h	Cache	1st-level data cache: 16-KB, 4-way set associative, sectored cache, 64-byte line size
68h	Cache	1st-level data cache: 32-KB, 4 way set associative, sectored cache, 64-byte line size
70h	Cache	Trace cache: 12K-uops, 8-way set associative
71h	Cache	Trace cache: 16K-uops, 8-way set associative
72h	Cache	Trace cache: 32K-uops, 8-way set associative
76h	TLB	2nd-level cache: 1-MB, 4-way set associative, 64-byte line size
78h	Cache	2nd-level cache: 1-MB, 4-way set associative, 64-byte line size
79h	Cache	2nd-level cache: 128-KB, 8-way set associative, sectored cache, 64-byte line size
7Ah	Cache	2nd-level cache: 256-KB, 8-way set associative, sectored cache, 64-byte line size
7Bh	Cache	2nd-level cache: 512-KB, 8-way set associative, sectored cache, 64-byte line size
7Ch	Cache	2nd-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size
7Dh	Cache	2nd-level cache: 2-MB, 8-way set associative, 64-byte line size
7Fh	Cache	2nd-level cache: 512-KB, 2-way set associative, 64-byte line size
80h	Cache	2nd-level cache: 512-KB, 8-way set associative, 64-byte line size
82h	Cache	2nd-level cache: 256-KB, 8-way set associative, 32-byte line size
83h	Cache	2nd-level cache: 512-KB, 8-way set associative, 32-byte line size
84h	Cache	2nd-level cache: 1-MB, 8-way set associative, 32-byte line size
85h	Cache	2nd-level cache: 2-MB, 8-way set associative, 32-byte line size
86h	Cache	2nd-level cache: 512-KB, 4-way set associative, 64-byte line size
87h	Cache	2nd-level cache: 1-MB, 8-way set associative, 64-byte line size
B0h	TLB	Instruction TLB: 4-KB Pages, 4-way set associative, 128 entries
B1h	TLB	Instruction TLB: 2-MB pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries
B2h	TLB	Instruction TLB: 4-KB pages, 4-way set associative, 64 entries
B3h	TLB	Data TLB: 4-KB Pages, 4-way set associative, 128 entries
B4h	TLB	Data TLB: 4-KB Pages, 4-way set associative, 256 entries
BAh	TLB	Data TLB: 4-KB Pages, 4-way set associative, 64 entries
C0h	TLB	Data TLB: 4-KB or 4-MB Pages, 4-way set associative, 8 entries
CAh	STLB	Shared 2nd-level TLB: 4 KB pages, 4-way set associative, 512 entries
D0h	Cache	3rd-level cache: 512-kB, 4-way set associative, 64-byte line size
D1h	Cache	3rd-level cache: 1-MB, 4-way set associative, 64-byte line size
D2h	Cache	3rd-level cache: 2-MB, 4-way set associative, 64-byte line size
D6h	Cache	3rd-level cache: 1-MB, 8-way set associative, 64-byte line size
D7h	Cache	3rd-level cache: 2-MB, 8-way set associative, 64-byte line size
D8h	Cache	3rd-level cache: 4-MB, 8-way set associative, 64-byte line size
DCh	Cache	3rd-level cache: 1.5-MB, 12-way set associative, 64-byte line size
DDh	Cache	3rd-level cache: 3-MB, 12-way set associative, 64-byte line size
DEh	Cache	3rd-level cache: 6-MB, 12-way set associative, 64-byte line size
E2h	Cache	3rd-level cache: 2-MB, 16-way set associative, 64-byte line size



Table 5-7. Cache and TLB Descriptor Decode Values (Sheet 4 of 4)

Value	Туре	Cache or TLB Descriptor Description
E3h	Cache	3rd-level cache: 4-MB, 16-way set associative, 64-byte line size
E4h	Cache	3rd-level cache: 8-MB, 16-way set associative, 64-byte line size
EAh	Cache	3rd-level cache: 12-MB, 24-way set associative, 64-byte line size
EBh	Cache	3rd-level cache: 18-MB, 24-way set associative, 64-byte line size
ECh	Cache	3rd-level cache: 24-MB, 24-way set associative, 64-byte line size
F0h	Prefetch	64-byte Prefetching
F1h	Prefetch	128-byte Prefetching
FFh	General	CPUID Leaf 2 does not report cache descriptor information; use CPUID Leaf 4 to query cache parameters

5.1.3.1 Intel® Core™ i7 Processor, Model 1Ah Output Example

The Core i7 processor, model 1Ah returns the values shown in Table 5-8. Since the value of AL=1, it is valid to interpret the remainder of the registers. Table 5-8 also shows the MSB (bit 31) of all the registers are 0 which indicates that each register contains valid 8-bit descriptor.

Table 5-8. Intel® Core™ i7 Processor, Model 1Ah with 8-MB L3 Cache CPUID (EAX=2)

	31	23	15	7 0
EAX	55h	03h	5Ah	01h
EBX	00h	F0h	B2h	E4h
ECX	00h	00h	00h	00h
EDX	09h	CAh	21h	2Ch

The register values in Table 5-8 show that this Core i7 processor has the following cache and TLB characteristics:

- (55h) Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries
- (03h) Data TLB: 4-KB Pages, 4-way set associative, 64 entries
- (5Ah) Data TLBO: 2-MB or 4-MB pages, 4-way associative, 32 entries
- (01h) Instruction TLB: 4-KB Pages, 4-way set associative, 32 entries
- (F0h) 64-byte Prefetching
- (B2h) Instruction TLB: 4-KB pages, 4-way set associative, 64 entries
- (E4h) 8-MB L3 Cache, 16-way set associative, 64-byte line size
- (09h) 1st-level Instruction Cache: 32-KB, 4-way set associative, 64-byte line size
- (CAh) Shared 2nd-level TLB: 4-KB pages, 4-way set associative, 512 entries
- (21h) 256KB L2 (MLC), 8-way set associative, 64-byte line size
- (2Ch) 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size

5.1.4 Processor Serial Number (Function 03h)

Processor serial number (PSN) is available in Pentium III processor only. The value in this register is reserved in the Pentium 4 processor or later. On all models, use the PSN flag (returned using CPUID) to check for PSN support before accessing the feature. Refer to Section 6 for more details.



5.1.5 Deterministic Cache Parameters (Function 04h)

When EAX is initialized to a value of 4, the CPUID instruction returns deterministic cache information in the EAX, EBX, ECX and EDX registers. This function requires ECX be initialized with an index which indicates which cache to return information about. The OS is expected to call this function (CPUID.4) with ECX = 0, 1, 2, until EAX[4:0] == 0, indicating no more caches. The order in which the caches are returned is not specified and may change at Intel's discretion.

Note:

The BIOS will use this function to determine the number of APIC IDs reserved for a specific physical processor package. To do this the BIOS must initially set the EAX register to 4 and the ECX register to 0 prior to executing the CPUID instruction. EAX[31:16] will contain the value.

Table 5-9. Deterministic Cache Parameters

Register Bits	Description
EAX[31:26]	Number of APIC IDs reserved for the package; this value is not the number of threads implemented for the package. Encoded with a "plus 1" encoding. Add one to the value in this register field.
EAX[25:14]	Maximum number of threads sharing this cache. Encoded with a "plus 1" encoding. Add one to the value in this register field.
EAX[13:10]	Reserved
EAX[9]	Fully Associative Cache
EAX[8]	Self Initializing cache level
EAX[7:5]	Cache Level (Starts at 1)
EAX[4:0]	Cache Type 0 = Null, no more caches 1 = Data Cache 2 = Instruction Cache 3 = Unified Cache 4-31 = Reserved
EBX[31:22]	Ways of Associativity Encoded with a "plus 1" encoding. Add one to the value in this register field.
EBX[21:12]	Physical Line partitions Encoded with a "plus 1" encoding. Add one to the value in this register field.
EBX[11:0]	System Coherency Line Size Encoded with a "plus 1" encoding. Add one to the value in this register field.
ECX[31:0]	Number of Sets Encoded with a "plus 1" encoding. Add one to the value in this register field.
EDX[31:3]	Reserved
EDX[2]	Complex Cache Indexing A value of '0' means that the cache is Direct Mapped. A value of '1' means that the cache uses a complex function to index the cache.
EDX[1]	Cache is inclusive to lower cache levels. A value of '0' means that WBINVD/INVD from any thread sharing this cache acts upon all lower caches for threads sharing this cache. A value of '1' means that WBINVD/INVD is not guaranteed to act upon lower level caches of non-originating threads sharing this cache.
EDX[0]	WBINVD/INVD behavior on lower level caches. A value of '0' means WBINVD/INVD from any thread sharing this cache acts upon all lower level caches for threads sharing this cache; A value of '1' means WBINVD/INVD is not guaranteed to act upon lower level caches of non-originating threads.



Equation 5-4. Calculating the Cache Size

```
Cache Size in Bytes = (Ways +1) \times (Partitions +1) \times (Line Size +1) \times (Sets +1) = (EBX[31:22] +1) \times (EBX[21:12] +1) \times (EBX[11:0] +1 \times (ECX + 1)
```

5.1.5.1 Cache Sharing Among Cores and Threads

The multi-core and threads fields give information about cache sharing. By comparing the following three numbers:

- 1. Number of logical processors per physical processor package (CPUID.1.EBX[23:16])
- 2. Number of APIC IDs reserved per package (CPUID.4.EAX[31:26] + 1)
- 3. Total number of threads serviced by this cache (CPUID.4.EAX[25:14] + 1)

Software can determine whether this cache is shared between cores, or specific to one core, or even specific to one thread or a subset of threads. This feature is very important with regard to logical processors since it is a means of differentiating a Hyper-Threading technology processor from a multi-core processor or a multi-core processor with Hyper-Threading Technology. Note that the sharing information was not available using the cache descriptors returned by CPUID function 2. Refer to section 7.10.3 of the Intel® 64 and IA-32 Software Developer's Manual, Volume 3A: System Programming Guide.

Note:

More information can be found in the Architecture Processor Topology Enumeration White Paper at http://software.intel.com/en-us/articles/intel-64-architecture-processor-topology-enumeration/

5.1.6 MONITOR / MWAIT Parameters (Function 05h)

When EAX is initialized to a value of 5, the CPUID instruction returns MONITOR / MWAIT parameters in the EAX, EBX, ECX and EDX registers if the MONITOR and MWAIT instructions are supported by the processor.

Table 5-10. MONITOR / MWAIT Parameters

Register Bits	Description
EAX[31:16]	Reserved
EAX[15:0]	Smallest monitor line size in bytes
EBX[31:16]	Reserved
EBX[15:0]	Largest monitor line size in bytes
ECX[31:2]	Reserved
ECX[1]	Support for treating interrupts as break-events for MWAIT.
ECX[0]	MONITOR / MWAIT Extensions supported
EDX[31:20]	Reserved
EDX[19:16]	Number of C7 sub-states supported using MONITOR / MWAIT* Number of C4 sub-states supported using MONITOR / MWAIT†
EDX[15:12]	Number of C6 sub-states supported using MONITOR / MWAIT‡ Number of C3 sub-states supported using MONITOR / MWAIT§
EDX[11:8]	Number of C2 sub-states supported using MONITOR / MWAIT**
EDX[7:4]	Number of C1 sub-states supported using MONITOR / MWAIT
EDX[3:0]	Number of CO sub-states supported using MONITOR / MWAIT

Notes:

^{*} EDX[19:16] C7 sub-states supported on Core i7 and subsequent processors



† EDX[19:16] C4 sub-states supported on processors prior to the Core i7 generation

‡ EDX[15:12] C6 sub-states supported on Core i7 and subsequent processors

§ EDX[15:12] C3 sub-states supported on Core i7 and prior generation processors

5.1.7 Digital Thermal Sensor and Power Management Parameters (Function 06h)

When EAX is initialized to a value of 6, the CPUID instruction returns Digital Thermal Sensor and Power Management parameters in the EAX, EBX, ECX and EDX registers.

Table 5-11. Digital Sensor and Power Management Parameters

Register Bits	Description
EAX[31:7]	Reserved
EAX[6	Package Thermal Management (PTM) capability
EAX[5]	Extended Clock Modulation Duty (ECMD) capability
EAX[4]	Power Limit Notification (PLN) capability
EAX[3]	Reserved
EAX[2]	Always Running APIC Timer (ARAT) capability
EAX[1]	Intel® Turbo Boost Technology capability
EAX[0]	Digital Thermal Sensor (DTS) capability
EBX[31:4]	Reserved
EBX[3:0]	Number of Interrupt Thresholds
ECX[31:4]	Reserved
ECX[3]	Performance-Energy Bias capability (presence of IA32_ENERGY_PERF_BIAS MSR)
ECX[2:1]	Reserved
ECX[0]	Hardware Coordination Feedback capability (presence of IA32_APERF, IA32_MPERF MSRs)
EDX[31:0]	Reserved

5.1.8 Reserved (Function 07h)

This function is reserved.

5.1.9 Reserved (Function 08h)

This function is reserved.

5.1.10 Direct Cache Access (DCA) Parameters (Function 09h)

When EAX is initialized to a value of 9, the CPUID instruction returns DCA information in the EAX, EBX, ECX and EDX registers.

Table 5-12. DCA Parameters

Register Bits	Description
EAX[31:0]	Value of PLATFORM_DCA_CAP MSR Bits [31:0] (Offset 1F8h)
EBX[31:0]	Reserved
ECX[31:0]	Reserved
EDX[31:0]	Reserved

^{**} EDX[11:8] C2 sub-states supported on processors prior to the Core i7 generation



5.1.11 Architectural Performance Monitor Features (Function 0Ah)

When CPUID executes with EAX set to OAh, the processor returns information about support for architectural performance monitoring capabilities. Architectural performance monitoring is supported if the version ID is greater than Pn 0. See Table 5-13 below.

For each version of architectural performance monitoring capability, software must enumerate this leaf to discover the programming facilities and the architectural performance events available in the processor. The details are described in Chapter 18, "Debugging and Performance Monitoring," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B.

Table 5-13. Performance Monitor Features

Register Bits	Description		
EAX[31:24]	Number of arch events supported per logical processor		
EAX[23:16]	Number of bits per programmable counter (width)		
EAX[15:8]	Number of counters per logical processor		
EAX[7:0]	Architectural PerfMon Version		
EBX[31:7]	Reserved		
EBX[6]	Branch Mispredicts Retired; 0 = supported		
EBX[5]	Branch Instructions Retired; 0 = supported		
EBX[4]	Last Level Cache Misses; 0 = supported		
EBX[3]	Last Level Cache References; 0 = supported		
EBX[2]	Reference Cycles; 0 = supported		
EBX[1]	Instructions Retired; 0 = supported		
EBX[0]	Core Cycles; 0 = supported		
ECX[31:0]	Reserved		
EDX[31:13]	Reserved		
EDX[12:5]	Number of Bits in the Fixed Counters (width)		
EDX[4:0]	Number of Fixed Counters		

5.1.12 x2APIC Features / Processor Topology (Function 0Bh)

When EAX is initialized to a value of 0Bh, the CPUID instruction returns core/logical processor topology information in EAX, EBX, ECX, and EDX registers. This function requires ECX be initialized with an index which indicates which core or logical processor level to return information about. The BIOS or OS is expected to call this function (CPUID.EAX=0Bh) with ECX = 0 (Thread), 1 (Core), 2..n (Package), until EAX=0 and EBX=0, indicating no more levels. The order in which the processor topology levels are returned is specific since each level reports some cumulative data and thus some information is dependent on information retrieved from a previous level.

Table 5-14. Core / Logical Processor Topology Overview (Sheet 1 of 2)

Register Bits	Description	
EAX[31:5]	Reserved	
EAX[4:0]	Number of bits to shift right APIC ID to get next level APIC ID. Note: All logical processors with same topology ID map to same core or package at this level.	
EBX[31:16]	Reserved	



Table 5-14. Core / Logical Processor Topology Overview (Sheet 2 of 2)

Register Bits	Description	
EBX[15:0]	Number of factory-configured logical processors at this level. This value does NOT change based on Intel HT Technology disable and core disables.	
ECX[31:16]	Reserved	
ECX[15:8]	Level Type (0=Invalid, 1=Thread, 2=Core, 3-255=Reserved)	
ECX[7:0]	Level Number (same as ECX input)	
EDX[31:0]	Extended APIC ID Lower 8 bits identical to the legacy APIC ID	

BIOS is expected to iterate through the core / logical processor hierarchy using CPUID Function Bh with ECX using input values from 0-N. In turn, the CPUID function Bh provides topology information in terms of levels. Level 0 is lowest level (reserved for thread), level 1 is core, and the last level is package. All logical processors with same topology ID map to same core/package at this level.

BIOS enumeration occurs via iterative CPUID calls with input of level numbers in ECX starting from 0 and incrementing by 1. BIOS should continue until EAX = EBX = 0 returned indicating no more levels are available (refer to Table 5-17). CPUID Function Bh with ECX=0 provides topology information for the thread level (refer to Table 5-15). And CPUID Function Bh with ECX=1 provides topology information for the Core level (refer to Table 5-16). Note that at each level, all logical processors with same topology ID map to same core or package which is specified for that level.

Note:

More information can be found in the Architecture Processor Topology Enumeration White Paper at http://software.intel.com/en-us/articles/intel-64-architecture-processor-topology-enumeration/

Table 5-15. Thread Level Processor Topology (CPUID Function 0Bh with ECX=0)

Register Bits	egister Bits Description	
EAX[31:5]	Reserved	
EAX[4:0]	EAX[4:0] Number of bits to shift right APIC ID to get next level APIC ID. Note: All logical processors with same topology ID map to same core	
EBX[31:16]	at this level. Reserved	
EBX[15:0]	Number of factory-configured logical processors at this level. This value does NOT change based on Intel HT Technology disable and core disables.	1-2 (see Note 1)
ECX[31:16]	6] Reserved	
ECX[15:8]	Level Type (0=Invalid, 1=Thread, 2=Core)	1
ECX[7:0]	Level Number (same as ECX input)	0
EDX[31:0]	Extended APIC ID Lower 8 bits identical to the legacy APIC ID	Varies

Note:

 One logical processor per core if Intel HT Technology is factory-configured as disabled and two logical processors per core if Intel HT Technology is factory-configured as enabled.



Table 5-16. Core Level Processor Topology (CPUID Function 0Bh with ECX=1)

Register Bits	Description	Value with ECX=1 as Input
EAX[31:5]	Reserved	
EAX[4:0]	Number of bits to shift right APIC ID to get next level APIC ID. Note: All logical processors with same topology ID map to same package at this level.	4 5 – Nehalem-EX
EBX[31:16]	Reserved	
EBX[15:0]	Number of factory-configured logical processors at this level. This value does NOT change based on Intel HT Technology disable and core disables.	1-8 (see Note 1)
ECX[31:16]	Reserved	
ECX[15:8]	Level Type (0=Invalid, 1=Thread, 2=Core)	2
ECX[7:0]	Level Number (same as ECX input)	1
EDX[31:0]	Extended APIC ID Lower 8 bits identical to the legacy APIC ID	Varies

Note:

Table 5-17. Core Level Processor Topology (CPUID Function 0Bh with ECX>=2)

Register Bits	Description	Value with ECX>=2 as Input
EAX[31:5]	Reserved	
EAX[4:0]	Number of bits to shift right APIC ID to get next level APIC ID. Note: All logical processors with same topology ID map to same package at this level.	0 (see Note 1)
EBX[31:16]	Reserved	
EBX[15:0]	Number of factory-configured logical processors at this level. This value does NOT change based on Intel HT Technology disable and core disables.	0 (see Note 1)
ECX[31:16]	Reserved	
ECX[15:8]	Level Type (0=Invalid, 1=Thread, 2=Core)	0
ECX[7:0]	Level Number (same as ECX input)	Varies (same as ECX input value)
EDX[31:0]	Extended APIC ID Lower 8 bits identical to the legacy APIC ID	

Note:

5.1.13 Reserved (Function OCh)

This function is reserved.

5.1.14 XSAVE Features (Function 0Dh)

When EAX is initialized to a value of 0Dh and ECX is initialized to a value of 0 (EAX=0Dh AND ECX =0h), the CPUID instruction returns the Processor Extended State Enumeration in the EAX, EBX, ECX and EDX registers.

Note: An initial value greater than '0' in ECX is invalid, therefore, EAX/EBX/ECX/EDX return 0.

One logical processor per core if Intel HT Technology is factory-configured as disabled and two logical processors per core if Intel HT Technology is factory-configured as enabled.

One logical processor per core if Intel HT Technology is factory-configured as disabled and two logical processors per core if Intel HT Technology is factory-configured as enabled.



Table 5-18. Processor Extended State Enumeration (CPUID Function 0Dh with ECX=0)

Register Bits	Description	
EAX[31:0]	Reports the valid bit fields of the lower 32 bits of the XFEATURE_ENABLED_MASK register (XCR0). If a bit is 0, the corresponding bit field in XCR0 is reserved.	
EBX[31:0]	Maximum size (bytes) required by enabled features in XFEATURE_ENABLED_MASK (XCRO). May be different than ECX when features at the end of the save area are not enabled.	
ECX[31:0]	Maximum size (bytes) of the XSAVE/XRSTOR save area required by all supported features in the processor, i.e all the valid bit fields in XFEATURE_ENABLED_MASK. This includes the size needed for the XSAVE.HEADER.	
EDX[31:0]	Reports the valid bit fields of the upper 32 bits of the XFEATURE_ENABLED_MASK register (XCR0). If a bit is 0, the corresponding bit field in XCR0 is reserved.	

Table 5-19. Processor Extended State Enumeration (CPUID Function 0Dh with ECX=1)

Register Bits	Description
EAX[31:0]	Reserved
EBX[31:0]	Reserved
ECX[31:0]	Reserved
EDX[31:0]	Reserved

Table 5-20. Processor Extended State Enumeration (CPUID Function 0Dh with ECX>1)

Register Bits	Description	
EAX[31:0]	The size in bytes of the save area for an extended state feature associated with a valid sub-leaf index, n . Each valid sub-leaf index maps to a valid bit in the XFEATURE_ENABLED_MASK register (XCR0) starting at bit position 2. This field reports if the sub-leaf index, n , is invalid.	
EBX[31:0]	The offset in bytes of the save area from the beginning of the XSAVE/XRSTOR area. This field reports 0 if the sub-leaf index, n , is invalid.	
ECX[31:0]	Reserved	
EDX[31:0]	Reserved	

5.2 Extended CPUID Functions

5.2.1 Largest Extended Function # (Function 80000000h)

When EAX is initialized to a value of 80000000h, the CPUID instruction returns the largest extended function number supported by the processor in register EAX.

Table 5-21. Largest Extended Function

Register Bits	Description	
EAX[31:0]	rgest extended function number supported	
EBX[31:0]	eserved	
ECX[31:0]	Reserved	
EDX[31:0]	Reserved	



5.2.2 Extended Feature Bits (Function 80000001h)

When the EAX register contains a value of 80000001h, the CPUID instruction loads the EDX register with the extended feature flags. The feature flags (when a Flag = 1) indicate what extended features the processor supports. Table 5-22 lists the currently defined extended feature flag values.

For future processors, refer to the programmer's reference manual, user's manual, or the appropriate documentation for the latest extended feature flag values.

Note:

By using CPUID feature flags to determine processor features, software can detect and avoid incompatibilities introduced by the addition or removal of processor features.

Table 5-22. Extended Feature Flags Reported in the ECX Register

Bit	Name	Description when Flag = 1	Comments
31:1		Reserved	Do not count on the value
0	LAHF	LAHF / SAHF	A value of 1 indicates the LAHF and SAHF instructions are available when the IA-32e mode is enabled and the processor is operating in the 64-bit sub-mode.

Table 5-23. Extended Feature Flags Reported in the EDX Register

Bit	Name	Description when Flag = 1	Comments
31:30		Reserved	Do not count on the value.
29	Intel® 64	Intel® 64 Instruction Set Architecture	The processor supports Intel® 64 Architecture extensions to the IA-32 Architecture. For additional information refer to http://developer.intel.com/technology/architecture-silicon/intel64/index.htm
28		Reserved	Do not count on the value.
27	RDTSCP	RDTSCP and IA32_TSC_AUX	The processor supports RDTSCP and IA32_TSC_AUX.
26	1 GB Pages	1 GB Pages	The processor supports 1-GB pages.
25:21		Reserved	Do not count on the value.
20	XD Bit	Execution Disable Bit	The processor supports the XD Bit when PAE mode paging is enabled.
19:12		Reserved	Do not count on the value.
11	SYSCALL	SYSCALL/SYSRET	The processor supports the SYSCALL and SYSRET instructions.
10:0		Reserved	Do not count on the value.

5.2.3 Processor Brand String (Function 80000002h, 80000003h, 80000004h)

Functions 80000002h, 80000003h, and 80000004h each return up to 16 ASCII bytes of the processor name in the EAX, EBX, ECX, and EDX registers. The processor name is constructed by concatenating each 16-byte ASCII string returned by the three functions. The processor name is right justified with leading space characters. It is returned in little-endian format and NULL terminated. The processor name can be a maximum of 48 bytes including the NULL terminator character. In addition to the processor name, these functions return the maximum supported speed of the processor in ASCII.



5.2.3.1 Building the Processor Brand String

BIOS must reserve enough space in a byte array to concatenate the three 16 byte ASCII strings that comprise the processor name. BIOS must execute each function in sequence. After sequentially executing each CPUID Brand String function, BIOS must concatenate EAX, EBX, ECX, and EDX to create the resulting Processor Brand String.

Example 5-1. Building the Processor Brand String

```
DB 48 dup(0)
Processor Name
      MOV
             EAX, 80000000h
      CPUID
      CMP
             EAX, 80000004h
                                         ; Check if extended
                                         ; functions are
                                         ; supported
      JB Not_Supported
      MOV
             EAX, 80000002h
      MOV
             DI, OFFSET Processor_Name
      CPUID
                                         ; Get the first 16
                                         ; bytes of the
                                         ; processor name
             Save String
      CALL
      MOV
             EAX, 80000003h
                                         ; Get the second 16
      CPUID
                                         ; bytes of the
                                         ; processor name
             Save String
      CALL
             EAX, 80000004h
      MOV
      CPUID
                                         ; Get the last 16
                                         ; bytes of the
                                         ; processor name
      CALL
             Save String
Not_Supported
      RET
Save String:
      MOV
             Dword Ptr[DI], EAX
             Dword Ptr [DI+4],EBX
      MOV
             Dword Ptr [DI+8], ECX
      MOV
      MOV
             Dword Ptr [DI+12], EDX
      ADD
             DI, 16
      RET
```

5.2.3.2 Displaying the Processor Brand String

The processor name may be a right justified string padded with leading space characters. When displaying the processor name string, the display software must skip the leading space characters and discontinue printing characters when the NULL character is encountered.



Example 5-2.Displaying the Processor Brand String

```
CLD
      MOV
             SI, OFFSET Processor Name
                                        ; Point SI to the
                                         ; name string
Spaces:
      LODSB
             AL, ' '
                                        ; Skip leading space chars
      CMP
      JE Spaces
      CMP
                                        ; Exit if NULL byte
            AL, 0
                                        ; encounterd
      JE Done
Display Char:
      CALL Display_Character
                                        ; Put a char on the
                                        ; output device
      LODSB
                                        ; Exit if NULL byte
      CMP
           AL, 0
                                        ; encountered
      JNE Display_Char
Done:
```

5.2.4 Reserved (Function 80000005h)

This function is reserved.

5.2.5 Extended L2 Cache Features (Function 80000006h)

Functions 80000006h returns details of the L2 cache in the ECX register. The details returned are the line size, associativity, and the cache size described in 1024-byte units (see Table 5-4).

Figure 5-4. L2 Cache Details

Register Bits	Description	
EAX[31:0]	Reserved	
EBX[31:0]	Reserved	
ECX[31:16]	L2 Cache size described in 1-KB units.	
ECX[15:12]	L2 Cache Associativity Encodings O0h Disabled O1h Direct mapped O2h 2-Way O4h 4-Way O6h 8-Way O8h 16-Way OFF Fully associative	
ECX[11:8]	Reserved	
ECX[7:0]	L2 Cache Line Size in bytes.	
EDX[31:0]	Reserved	



5.2.6 Advanced Power Management (Function 80000007h)

In the Core i7 and future processor generations, the TSC will continue to run in the deepest C-states. Therefore, the TSC will run at a constant rate in all ACPI P-, C-. and T-states. Support for this feature is indicated by CPUID.(EAX=8000007h): EDX[8]. On processors with invariant TSC support, the OS may use the TSC for wall clock timer services (instead of ACPI or HPET timers). TSC reads are much more efficient and do not incur the overhead associated with a ring transition or access to a platform resource.

Table 5-24. Power Management Details

Register Bits	Description	
EAX[31:0]	Reserved	
EBX[31:0]	Reserved	
ECX[31:0]	Reserved	
EDX[31:9]	Reserved	
EDX[8]	TSC Invariance (1 = Available, 0 = Not available) TSC will run at a constant rate in all ACPI P-states, C-states and T-states.	
EDX[7:0]	Reserved	

5.2.7 Virtual and Physical Address Sizes (Function 80000008h)

On the Core Solo, Core Duo, Core2 Duo processor families, when EAX is initialized to a value of 80000008h, the CPUID instruction will return the supported virtual and physical address sizes in EAX. Values in other general registers are reserved. This information is useful for BIOS to determine processor support for Intel® 64 Instruction Set Architecture (Intel® 64).

If this function is supported, the Physical Address Size returned in EAX[7:0] should be used to determine the number of bits to configure MTRRn_PhysMask values with. Software must determine the MTRR PhysMask for each execution thread based on this function and not assume all execution threads in a platform have the same number of physical address bits.

Table 5-25. Virtual and Physical Address Size Definitions

Register Bits	Description	
EAX[31:16]	Reserved	
EAX[15:8]	Virtual Address Size: Number of address bits supported by the processor for a virtual address.	
EAX[7:0]	Physical Address Size: Number of address bits supported by the processor for a physical address.	
EBX[31:0]	Reserved	
ECX[31:0]	Reserved	
EDX[31:0]	Reserved	

§



6 Processor Serial Number

The processor serial number extends the concept of processor identification. Processor serial number is a 96-bit number accessible through the CPUID instruction. Processor serial number can be used by applications to identify a processor, and by extension, its system.

The processor serial number creates a software accessible identity for an individual processor. The processor serial number, combined with other qualifiers, could be applied to user identification. Applications include membership authentication, data backup/restore protection, removable storage data protection, managed access to files, or to confirm document exchange between appropriate users.

Processor serial number is another tool for use in asset management, product tracking, remote systems load and configuration, or to aid in boot-up configuration. In the case of system service, processor serial number could be used to differentiate users during help desk access, or track error reporting. Processor serial number provides an identifier for the processor, but should not be assumed to be unique in itself. There are potential modes in which erroneous processor serial numbers may be reported. For example, in the event a processor is operated outside its recommended operating specifications, (for example, voltage, frequency, and so forth) the processor serial number may not be correctly read from the processor. Improper BIOS or software operations could yield an inaccurate processor serial number. These events could lead to possible erroneous or duplicate processor serial numbers being reported. System manufacturers can strengthen the robustness of the feature by including redundancy features, or other fault tolerant methods.

Processor serial number used as a qualifier for another independent number could be used to create an electrically accessible number that is likely to be distinct. Processor serial number is one building block useful for the purpose of enabling the trusted, connected PC.

6.1 Presence of Processor Serial Number

To determine if the processor serial number feature is supported, the program should set the EAX register parameter value to "1" and then execute the CPUID instruction as follows:

MOV EAX, 01H CPUID

After execution of the CPUID instruction, the ECX and EDX register contains the Feature Flags. If the PSN Feature Flags, (EDX register, bit 18) equals "1", the processor serial number feature is supported, and enabled. If the PSN Feature Flags equals "0", the processor serial number feature is either not supported, or disabled in a Pentium III processor.



6.2 Forming the 96-bit Processor Serial Number

The 96-bit processor serial number is the concatenation of three 32-bit entities.

To access the most significant 32-bits of the processor serial number the program should set the EAX register parameter value to "1" and then execute the CPUID instruction as follows:

```
MOV EAX, 01H
CPUID
```

After execution of the CPUID instruction, the EAX register contains the Processor Signature. The Processor Signature comprises the most significant 32-bits of the processor serial number. The value in EAX should be saved prior to gathering the remaining 64-bits of the processor serial number.

To access the remaining 64-bits of the processor serial number the program should set the EAX register parameter value to "3" and then execute the CPUID instruction as follows:

```
MOV EAX, 03H
CPUID
```

After execution of the CPUID instruction, the EDX register contains the middle 32-bits, and the ECX register contains the least significant 32-bits of the processor serial number. Software may then concatenate the saved Processor Signature, EDX, and ECX before returning the complete 96-bit processor serial number.

Processor serial number should be displayed as 6 groups of 4 hex nibbles (for example, XXXX-XXXX-XXXX-XXXX-XXXX where X represents a hex digit). Alpha hex characters should be displayed as capital letters.

§



7 Brand ID and Brand String

7.1 Brand ID

Beginning with the Pentium III processors, model 8, the Pentium III Xeon processors, model 8, and Celeron processor, model 8, the concept of processor identification is further extended with the addition of Brand ID. Brand ID is an 8-bit number accessible through the CPUID instruction. Brand ID may be used by applications to assist in identifying the processor.

Processors that implement the Brand ID feature return the Brand ID in bits 7 through 0 of the EBX register when the CPUID instruction is executed with EAX=1 (see Table 7-1). Processors that do not support the feature return a value of 0 in EBX bits 7 through 0.

To differentiate previous models of the Pentium II processor, Pentium II Xeon processor, Celeron processor, Pentium III processor and Pentium III Xeon processor, application software relied on the L2 cache descriptors. In certain cases, the results were ambiguous. For example, software could not accurately differentiate a Pentium II processor from a Pentium II Xeon processor with a 512-KB L2 cache. Brand ID eliminates this ambiguity by providing a software-accessible value unique to each processor brand. Table 7-1 shows the values defined for each processor.

Table 7-1. Brand ID (EAX=1) Return Values in EBX (Bits 7 through 9) (Sheet 1 of 2)

Value	Description	
00h	Unsupported	
01h	Intel® Celeron® processor	
02h	Intel® Pentium® III processor	
03h	Intel® Pentium® III Xeon® processor If processor signature = 000006B1h, then Intel® Celeron® processor	
04h	Intel® Pentium® III processor	
06h	Mobile Intel® Pentium® III processor-M	
07h	Mobile Intel® Celeron® processor	
08h	Intel® Pentium® 4 processor	
09h	Intel® Pentium® 4 processor	
0Ah	Intel® Celeron® Processor	
0Bh	Intel® Xeon® processor If processor signature = 00000F13h, then Intel® Xeon® processor MP	
0Ch	Intel® Xeon® processor MP	
0Eh	Mobile Intel® Pentium® 4 processor–M If processor signature = 00000F13h, then Intel® Xeon® processor	
0Fh	Mobile Intel® Celeron® processor	
11h	Mobile Genuine Intel® processor	
12h	Intel® Celeron® M processor	
13h	Mobile Intel® Celeron® processor	
14h	Intel® Celeron® Processor	
15h	Mobile Genuine Intel® processor	



Table 7-1. Brand ID (EAX=1) Return Values in EBX (Bits 7 through 9) (Sheet 2 of 2)

Value	Description	
16h	Intel® Pentium® M processor	
17h	Mobile Intel® Celeron® processor	
All other values	Reserved	

7.2 Brand String

The Brand string is an extension to the CPUID instruction implemented in some Intel IA-32 processors, including the Pentium 4 processor. Using the brand string feature, future IA-32 architecture based processors will return their ASCII brand identification string and maximum operating frequency via an extended CPUID instruction. Note that the frequency returned is the maximum operating frequency that the processor has been qualified for and not the current operating frequency of the processor.

When CPUID is executed with EAX set to the values listed in Table 7-2, the processor will return an ASCII brand string in the general-purpose registers as detailed in this document.

The brand/frequency string is defined to be 48 characters long, 47 bytes will contain characters and the 48th byte is defined to be NULL (0). A processor may return less than the 47 ASCII characters as long as the string is null terminated and the processor returns valid data when CPUID is executed with EAX = 80000002h, 80000003h and 80000004h.

To determine if the brand string is supported on a processor, software must follow the steps below:

- 1. Execute the CPUID instruction with EAX=80000000h
- 2. If ((returned value in EAX) > 80000000h) then the processor supports the extended CPUID functions and EAX contains the largest extended function supported.
- 3. The processor brand string feature is supported if EAX >= 80000004h

Table 7-2. Processor Brand String Feature

EAX Input Value	Function	Return Value
8000000h	Largest Extended Function Supported	EAX=Largest supported extended function number, EBX = ECX = EDX = Reserved
8000001h	Extended Processor Signature and Extended Feature Bits	EDX and ECX contain Extended Feature Flags EAX = EBX = Reserved
80000002h	Processor Brand String	EAX, EBX, ECX, EDX contain ASCII brand string
8000003h	Processor Brand String	EAX, EBX, ECX, EDX contain ASCII brand string
80000004h	Processor Brand String	EAX, EBX, ECX, EDX contain ASCII brand string

S



8 Denormals Are Zero

With the introduction of the SSE2 extensions, some Intel Architecture processors have the ability to convert SSE and SSE2 source operand denormal numbers to zero. This feature is referred to as Denormals-Are-Zero (DAZ). The DAZ mode is not compatible with IEEE Standard 754. The DAZ mode is provided to improve processor performance for applications such as streaming media processing, where rounding a denormal operand to zero does not appreciably affect the quality of the processed data.

Some processor steppings support SSE2 but do not support the DAZ mode. To determine if a processor supports the DAZ mode, software must perform the following steps:

- 1. Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".
- 2. Execute the CPUID instruction with EAX=1. This will load the EDX register with the feature flags.
- 3. Ensure that the FXSR feature flag (EDX bit 24) is set. This indicates the processor supports the FXSAVE and FXRSTOR instructions.
- 4. Ensure that the SSE feature flag (EDX bit 25) or the SSE2 feature flag (EDX bit 26) is set. This indicates that the processor supports at least one of the SSE/SSE2 instruction sets and its MXCSR control register.
- 5. Zero a 16-byte aligned, 512-byte area of memory. This is necessary since some implementations of FXSAVE do not modify reserved areas within the image.
- 6. Execute an FXSAVE into the cleared area.
- 7. Bytes 28-31 of the FXSAVE image are defined to contain the MXCSR_MASK. If this value is 0, then the processor's MXCSR_MASK is 0xFFBF, otherwise MXCSR_MASK is the value of this dword.
- 8. If bit 6 of the MXCSR_MASK is set, then DAZ is supported.

After completing this algorithm, if DAZ is supported, software can enable DAZ mode by setting bit 6 in the MXCSR register save area and executing the FXRSTOR instruction. Alternately software can enable DAZ mode by setting bit 6 in the MXCSR by executing the LDMXCSR instruction. Refer to the chapter titled "Programming with the Streaming SIMD Extensions (SSE)" in the Intel Architecture Software Developer's Manual volume 1: Basic Architecture.

The x86 Assembly language program DAZDTECT.ASM (see Detecting Denormals-Are-Zero Support) demonstrates this DAZ detection algorithm.

§





9 Operating Frequency

With the introduction of the Time-Stamp Counter, it is possible for software operating in real mode or protected mode with ring 0 privilege to calculate the actual operating frequency of the processor. To calculate the operating frequency, the software needs a reference period. The reference period can be a periodic interrupt, or another timer that is based on time, and not based on a system clock. Software needs to read the Time-Stamp Counter (TSC) at the beginning and ending of the reference period. Software can read the TSC by executing the RDTSC instruction, or by setting the ECX register to 10h and executing the RDMSR instruction. Both instructions copy the current 64-bit TSC into the EDX: EAX register pair.

To determine the operating frequency of the processor, software performs the following steps. The assembly language program FREQUENC.ASM (see Frequency Detection Procedure) demonstrates the us of the frequency detection algorithm.

- 1. Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".
- 2. Execute the CPUID instruction with EAX=1 to load the EDX register with the feature flags.
- 3. Ensure that the TSC feature flag (EDX bit 4) is set. This indicates the processor supports the Time-Stamp Counter and RDTSC instruction.
- 4. Read the TSC at the beginning of the reference period.
- 5. Read the TSC at the end of the reference period.
- 6. Compute the TSC delta from the beginning and ending of the reference period.
- 7. Compute the actual frequency by dividing the TSC delta by the reference period.

Actual frequency = (Ending TSC value - Beginning TSC value) / reference period.

Note:

The measured accuracy is dependent on the accuracy of the reference period. A longer reference period produces a more accurate result. In addition, repeating the calculation multiple times may also improve accuracy.

Intel processors that support the IA32_MPERF (CO maximum frequency clock count) register improve on the ability to calculate the CO state frequency by providing a resetable free running counter. To use the IA32_MPERF register to determine frequency, software should clear the register by a write of 'O' while the core is in a CO state. Subsequently, at the end of a reference period read the IA32_MPERF register. The actual frequency is calculated by dividing the IA32_MPERF register value by the reference period.

- 1. Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".
- 2. Execute the CPUID instruction with EAX=1 to load the EAX register with the Processor Signature value.
- 3. Ensure that the processor belongs to the Intel Core 2 Duo processor family. This indicates the processor supports the Maximum Frequency Clock Count.
- 4. Clear the IA32_MPERF register at the beginning of the reference period.
- 5. Read the IA32_MPERF register at the end of the reference period.



6. Compute the actual frequency by dividing the IA32_MPERF delta by the reference period.

Actual frequency = Ending IA32_MPERF value / reference period


§



10 Program Examples

As noted in Chapter 7, the CPUID3A.ASM program shows how software forms the brand string; the code is shown in Example 10-1. The CPUID3B.ASM and CPUID3.C programs demonstrate applications that call get_cpu_type and get_fpu_type procedures, interpret the returned information, and display the information in the DOS environment; this code is shown in Example 10-2 and Example 10-3. CPUID3A.ASM and CPUID3B.ASM are written in x86 Assembly language, and CPUID3.C is written in C language. Figure 10-1 presents an overview of the relationship between the three programs.


Figure 10-1. Flow of Processor Identification Extraction Procedure





The CPUFREQ.C program demonstrates an application that calls get_cpu_type and frequency to calculate the processor frequency; this code is shown in Example 10-6. The FREQUENC.ASM program shows how software calculates frequency from the Time Stamp Counter and Brand String; this code is shown in Example 10-5. CPUID3A.ASM and FREQUENC.ASM are written in x86 Assembly language, and CPUFREQ.C is written in C language. Figure 10-2 presents an overview of the relationship between the three programs.

Figure 10-2. Flow of Processor Frequency Calculation Procedure





Example 10-1.Processor Identification Extraction Procedure

```
; Filename: CPUID3A.ASM
; Copyright (c) Intel Corporation 1993-2011
; This program has been developed by Intel Corporation. Intel
; has various intellectual property rights which it may assert
; under certain circumstances, such as if another
; manufacturer's processor mis-identifies itself as being
; "GenuineIntel" when the CPUID instruction is executed.
; Intel specifically disclaims all warranties, express or
; implied, and all liability, including consequential and other
; indirect damages, for the use of this program, including
; liability for infringement of any proprietary rights,
; and including the warranties of merchantability and fitness
; for a particular purpose. Intel does not assume any
; responsibility for any errors which may appear in this program
; nor any responsibility to update it.
;******************
; This code contains two procedures:
; _get_cpu_type: Identifies processor type in _cpu_type:
    0=8086/8088 processor
     2=Intel 286 processor
     3=Intel386(TM) family processor
     4=Intel486(TM) family processor
    5=Pentium(R) family processor
    6=P6 family of processors
    F=Pentium 4 family of processors
; _get_fpu_type: Identifies FPU type in _fpu_type:
    0=FPU not present
     1=FPU present
     2=287 present (only if cpu type=3)
     3=387 present (only if cpu type=3)
; This program has been compiled with Microsoft Macro Assembler
; 6.15. If this code is compiled with no options specified and
; linked with CPUID3.C or CPUID3B.ASM, it's assumed to correctly
; identify the current Intel 8086/8088, 80286, 80386, 80486,
; Pentium(R), Pentium(R) Pro, Pentium(R) II, Pentium(R) II
; Xeon(R), Pentium(R) II OverDrive(R), Intel(R) Celeron(R),
; Pentium(R) III, Pentium(R) III Xeon(R), Pentium(R) 4, Intel(R)
; Xeon(R) DP and MP, Intel(R) Core(TM), Intel(R) Core(TM) 2,
; Intel(R) Core(TM) i7, and Intel(R) Atom(TM) processors when
; executed in real-address mode.
; NOTE: When using this code with C program CPUID3.C, 32-bit
      segments are recommended.
; *********************
TITLE CPUID3A
; comment the following line for 32-bit segments
; uncomment the following 2 lines for 32-bit segments
:.386
```



public _dcp_cache_ecx

```
;.MODEL flat
; comment the following line for 32-bit segments
.MODEL small
                     MACRO
CPU ID
          db 0Fh
                                                      ; CPUID opcodes
          db 0A2h
ENDM
.DATA
public _cpu_type
public _fpu_type
public _v86_flag
public _cpuid_flag
public intel CPU
public max func
public _vendor_id
public _cpu_signature
public _func_1_ebx
public _func_1_ecx
public _func_1_edx
public _func_5_eax
public _func_5_ebx
public _func_5_ecx
public func 5 edx
public _func_6_eax
public _func_6_ebx
public _func_6_ecx
public _func_6_edx
public _func_9_eax
public _func_9_ebx
public _func_9_ecx
public func 9 edx
public func A eax
public _func_A_ebx
public _func_A_ecx
public _func_A_edx
public _max_ext_func
public _ext_func_1_eax
public _ext_func_1_ebx
public _ext_func_1_ecx
public _ext_func_1_edx
public ext func 6 eax
public _ext_func_6_ebx
public _ext_func_6_ecx
public _ext_func_6_edx
public _ext_func_7_eax
public _ext_func_7_ebx
public _ext_func_7_ecx
public _ext_func_7_edx
public _ext_func_8_eax
public ext func 8 ebx
public _ext_func_8_ecx
public _ext_func_8_edx
public _cache_eax
public _cache_ebx
public _cache_ecx
public _cache_edx
public _dcp_cache_eax
public _dcp_cache_ebx
```



```
public _dcp_cache_edx
public brand string
                  db 0
cpu type
                 db 0
fpu type
                 db 0
v86 flag
cpuid flag
                  db 0
_intel_CPU
                  db 0
                  dd 0
_max_func
                                          ; Maximum function from CPUID. (EAX=00h): EAX
 vendor id
                  db "----"
intel id
                  db "GenuineIntel"
_cpu_signature
                  dd 0
                                          ; CPUID. (EAX=01h): EAX
                  dd 0
 func 1 ebx
                                          ; CPUID. (EAX=01h):EBX
                                         ; CPUID.(EAX=01h):ECX - feature flags
                  0 bb
_func_1_ecx
_func_1_edx
                  dd 0
                                         ; CPUID. (EAX=01h):EDX - feature flags
func 5 eax
                  dd 0
                                         ; CPUID.(EAX=05h):EAX - Monitor/MWAIT leaf
func 5 ebx
                  dd 0
                                         ; CPUID. (EAX=05h): EBX - Monitor/MWAIT leaf
                  dd 0
_func_5_ecx
                                         ; CPUID.(EAX=05h):ECX - Monitor/MWAIT leaf
_func_5_edx
                  dd 0
                                         ; CPUID.(EAX=05h):EDX - Monitor/MWAIT leaf
                  dd 0
_func_6_eax
                                         ; CPUID.(EAX=06h):EAX - sensor & power mgmt. flags
_func_6_ebx
                  dd 0
                                         ; CPUID.(EAX=06h):EBX - sensor & power mgmt. flags
                                         ; CPUID.(EAX=06h):ECX - sensor & power mgmt. flags
 func 6 ecx
                  dd 0
                                         ; CPUID.(EAX=06h):EDX - sensor & power mgmt. flags
_func_6_edx
                 dd 0
                                         ; CPUID.(EAX=09h):EAX - Direct Cache Access parameters
_func_9_eax
                 dd 0
_func_9_ebx
                 dd 0
                                         ; CPUID.(EAX=09h):EBX - Direct Cache Access parameters
func 9 ecx
                  dd 0
                                         ; CPUID.(EAX=09h):ECX - Direct Cache Access parameters
_func_9_edx
                  dd 0
                                         ; CPUID. (EAX=09h):EDX - Direct Cache Access parameters
                                         ; CPUID.(EAX=0Ah):EAX
_func_A_eax
                  dd 0
                                         ; CPUID. (EAX=0Ah):EBX
_func_A_ebx
                  dd 0
_func_A_ecx
                                         ; CPUID.(EAX=0Ah):ECX
                  dd 0
func A edx
                  dd 0
                                         ; CPUID.(EAX=0Ah):EDX
_max_ext_func
                  dd 0
                                         ; Max extended function from CPUID.(EAX=80000000h):EAX
_ext_func_1_eax
                  dd 0
ext func 1 ebx
                  dd 0
ext func 1 ecx
                  dd 0
_ext_func_1_edx
                  dd 0
_ext_func_6_eax
                  dd 0
_ext_func_6_ebx
                  dd 0
_ext_func_6_ecx
                  dd 0
_ext_func_6_edx
                  dd 0
_ext_func_7_eax
                  dd 0
_ext_func_7_ebx
                  dd 0
_ext_func_7_ecx
                  dd 0
ext func 7 edx
                  dd 0
_ext_func_8_eax
                  dd 0
                  dd 0
_ext_func_8_ebx
                  dd 0
_ext_func_8_ecx
_ext_func_8_edx
                  dd 0
_cache_eax
                  dd 0
cache ebx
                  dd 0
cache ecx
                  dd 0
_cache_edx
                  dd 0
_dcp_cache eax
                 dd 0
_dcp_cache_ebx
                  dd 0
                 dd 0
_dcp_cache_ecx
_dcp_cache_edx
                 dd 0
_brand_string
                  db 48 dup (0)
fp_status
                  dw 0
CPUID_regs
           struct
                       dd 0
    regEax
    reqEbx
                       dd 0
```



```
dd 0
   regEcx
   regEdx
                    dd 0
CPUID_regs
          ends
.CODE
.586
; _cpuidEx
; Input: SP+2 - EAX value to set
         SP+6 - ECX value to set
         SP+10 - offset of CPUID regs structure
; This procedure executes CPUID with EAX and ECX populated from the parameters
; on the stack. The returned EAX, EBX, ECX, EDX registers are written to the
; structure address on the stack.
_cpuidEx proc public
                                     ; .small model causes proc call to push IP onto stack,
   push bp
         bp, sp
                                    ; so parameters passed to proc start at SP+4 after PUSH
   pushad
   mov
         eax, [bp+4]
                                    ; get EAX from stack
   mov
          ecx, [bp+8]
                                     ; get ECX from stack
   cpuid
   mov
          si, [bp+12]
                                     ; get offset of CPUID regs structure
   mov
          dword ptr [si].CPUID regs.regEax, eax
          dword ptr [si].CPUID_regs.regEbx, ebx
          dword ptr [si].CPUID_regs.regEcx, ecx
   mov
          dword ptr [si].CPUID_regs.regEdx, edx
   mov
   popad
   pop
   ret
_cpuidEx endp
; comment the following line for 32-bit segments
; uncomment the following line for 32-bit segments
:.386
_get_cpu_type proc public
; This procedure determines the type of processor in a system
; and sets the cpu type variable with the appropriate
; value. If the CPUID instruction is available, it is used
; to determine more specific details about the processor.
; All registers are used by this procedure, none are preserved.
; To avoid AC faults, the AM bit in CRO must not be set.
; Intel 8086 processor check
; Bits 12-15 of the FLAGS register are always set on the
; 8086 processor.
; For 32-bit segments comment the following lines down to the next
; comment line that says "STOP"
check 8086:
   pushf
                                      ; push original FLAGS
                                      ; get original FLAGS
   pop
       ax
```



```
; save original FLAGS
            cx, ax
    mov
            ax, 0FFFh
                                            ; clear bits 12-15 in FLAGS
    and
    push
            ax
                                            ; save new FLAGS value on stack
                                            ; replace current FLAGS value
    popf
                                            ; get new FLAGS
   pushf
           ax
                                            ; store new FLAGS in AX
    pop
           ax, 0F000h
                                           ; if bits 12-15 are set, then
    and
          ax, 0F000h
                                           ; processor is an 8086/8088
    cmp
           _cpu_type, 0 check_80286
                                           ; turn on 8086/8088 flag
    mov
                                           ; go check for 80286
    jne
                                           ; double check with push sp
    push
            sp
                                           ; if value pushed was different
            dx
    pop
                                  ; means it's really an 8086
; jump if processor is 8086/8088
; indicate unknown processor
            dx, sp
    cmp
           end_cpu_type
    jne
            _cpu_type, 10h
    mov
    jmp
           end cpu type
; Intel 286 processor check
; Bits 12-15 of the FLAGS register are always clear on the
; Intel 286 processor in real-address mode.
.286
check 80286:
   smsw
                                            ; save machine status word
   and
           ax, 1
                                            ; isolate PE bit of MSW
    mov
            v86 flag, al
                                           ; save PE bit to indicate V86
   or
           cx, 0F000h
                                           ; try to set bits 12-15
                                           ; save new FLAGS value on stack
   push
           CX
                                            ; replace current FLAGS value
    popf
    pushf
                                            ; get new FLAGS
                                            ; store new FLAGS in AX
    pop
                                      ; if bits 12-15 are clear
; processor=80286, turn on 80286 flag
; jump if processor is 80286
           ax, 0F000h
    and
            _cpu_type, 2
    mov
            end cpu type
    jΖ
; Intel386 processor check
; The AC bit, bit \$18, is a new bit introduced in the EFLAGS
; register on the Intel486 processor to generate alignment
; This bit cannot be set on the Intel386 processor.
.386
; "STOP"
                                            ; it is safe to use 386 instructions
check_80386:
   pushfd
                                            ; push original EFLAGS
                                            ; get original EFLAGS
    pop
           eax
                                           ; save original EFLAGS
            ecx, eax
    mov
                                           ; flip AC bit in EFLAGS
            eax, 40000h
    xor
                                            ; save new EFLAGS value on stack
   push
            eax
                                            ; replace current EFLAGS value
    popfd
   pushfd
                                            ; get new EFLAGS
    pop
           eax
                                            ; store new EFLAGS in EAX
                                           ; can't toggle AC bit processor=80386
    xor
           eax, ecx
           _cpu_type, 3
                                           ; turn on 80386 processor flag
    mov
                                           ; jump if 80386 processor
            end_cpu_type
    jΖ
    push
            ecx
    popfd
                                            ; restore AC bit in EFLAGS first
; Intel486 processor check
; Checking for ability to set/clear ID flag (Bit 21) in EFLAGS
```



```
; which indicates the presence of a processor with the CPUID
; instruction.
.486
check 80486:
   mov
                                          ; turn on 80486 processor flag
           _cpu_type, 4
                                           ; get original EFLAGS
          eax, ecx
          eax, 200000h
   xor
                                           ; flip ID bit in EFLAGS
   push
                                           ; save new EFLAGS value on stack
           eax
   popfd
                                           ; replace current EFLAGS value
                                           ; get new EFLAGS
   pushfd
                                           ; store new EFLAGS in EAX
   pop
           eax
                                           ; can't toggle ID bit,
   xor
           eax, ecx
                                           ; processor=80486
   jе
           end_cpu_type
; Execute CPUID instruction to determine vendor, family,
; model, stepping and features. For the purpose of this
; code, only the initial set of CPUID information is saved.
.586
           _cpuid_flag, 1
   mov
                                           ; flag indicating use of CPUID inst.
   push
           ebx
                                            ; save registers
   push
           esi
           edi
   push
   xor
           eax, eax
                                           ; get Vendor ID
   cpuid
   mov
            _max_func, eax
           {\tt dword\ ptr\ \_vendor\_id,\ ebx}
   mov
           dword ptr _vendor_id[4], edx
   mov
           dword ptr _vendor_id[8], ecx
   mov
           dword ptr intel id, ebx
   cmp
           end_cpuid_type
   jne
           dword ptr intel id[4], edx
   cmp
           end cpuid type
   jne
           dword ptr intel_id[8], ecx
   cmp
                                            ; if not equal, not an Intel processor
   jne
           end_cpuid_type
           _intel_CPU, 1
                                           ; indicate an Intel processor
   mov
           eax, 01h
                                           ; is 01h valid input for CPUID?
   cmp
   jb
           ext_functions
                                           ; jmp if no
           eax, 01h
                                           ; get family/model/stepping/features
   mov
   cpuid
           _cpu_signature, eax
           _func_1_ebx, ebx
   mov
           _func_1_ecx, ecx
   mov
           _func_1_edx, edx
   mov
           eax, 8
                                           ; isolate family
   shr
   and
           eax, 0Fh
                                           ; set _cpu_type with family
   mov
           _cpu_type, al
                                           ; is 02h valid input for CPUID?
   cmp
           max func, 02h
   jb
           ext functions
                                           ; jmp if no
                                            ; set up to read cache descriptor
   mov
           eax, 02h
                                            ; This code supports one iteration only
   cpuid
           _cache_eax, eax
   mov
           _cache_ebx, ebx
   mov
           _cache_ecx, ecx
           _cache_edx, edx
   mov
```



```
max func, 04h
                                          ; is 04h valid input for CPUID?
   cmp
   jb
           ext functions
                                          ; jmp if no
           eax, 04h
                                          ; set up to read deterministic cache params
   mov
           ecx, ecx
   xor
   cpuid
   push
           eax
           al, 1Fh
                                           ; determine if valid cache parameters read
   and
           al, 00h
                                           ; EAX[4:0] = 0 indicates invalid cache
   cmp
           eax
   pop
           cpuid 5
   jе
           _dcp_cache_eax, eax
                                          ; store deterministic cache information
           _dcp_cache_ebx, ebx
   mov
           _dcp_cache_ecx, ecx
   mov
           _dcp_cache_edx, edx
   mov
cpuid 5:
           _max_func, 05h
                                          ; is 05h valid input for CPUID?
   cmp
           ext_functions
                                          ; jmp if no
   jb
           eax, 05h
   mov
   cpuid
           _func_5_eax, eax
   mov
           _func_5_ebx, ebx
   mov
           _func_5_ecx, ecx
           _func_5_edx, edx
           max func, 06h
                                         ; is 06h valid input for CPUID?
   cmp
           ext_functions
                                          ; jmp if no
   jb
           eax, 06h
   mov
   cpuid
            func 6 eax, eax
   mov
           _func_6_ebx, ebx
           _func_6_ecx, ecx
           _func_6_edx, edx
   mov
           _max_func, 09h
                                          ; is 09h valid input for CPUID?
   cmp
           ext functions
                                          ; jmp if no
   jb
           eax, 09h
   mov
   cpuid
           _func_9_eax, eax
   mov
           _func_9_ebx, ebx
           _func_9_ecx, ecx
   mov
           _func_9_edx, edx
   mov
            max func, 0Ah
                                          ; is OAh valid input for CPUID?
   cmp
   jb
           ext functions
                                          ; jmp if no
           eax, 0Ah
   mov
   cpuid
           _func_A_eax, eax
   mov
           _func_A_ebx, ebx
           _func_A_ecx, ecx
   mov
           _func_A_edx, edx
   mov
ext functions:
           eax, 80000000h
   mov
                                           ; check if brand string is supported
   cpuid
           max ext func, eax
   mov
```



```
max ext func, 8000001h
                                       ; is 80000001h valid input for CPUID?
jb
        end_cpuid_type
                                       ; jmp if no
        eax, 80000001h
                                       ; Get the Extended Feature Flags
mov
cpuid
        _ext_func_1_eax, eax
mov
       _ext_func_1_ebx, ebx
mov
       _ext_func_1_ecx, ecx
mov
       _ext_func_1_edx, edx
mov
        max ext func, 80000002h
                                       ; is 80000002h valid input for CPUID?
cmp
        end cpuid type
jb
                                       ; jmp if no
        di, offset _brand_string
mov
        eax, 80000002h
                                       ; get bytes 0-15 of brand string
mov
cpuid
        dword ptr [di], eax
mov
                                       ; save bytes 0-15
        dword ptr [di+4], ebx
mov
       dword ptr [di+8], ecx
mov
mov
        dword ptr [di+12], edx
        di, 16
add
        eax, 80000003h
                                       ; get bytes 16-31 of brand string
mov
cpuid
mov
        dword ptr [di], eax
                                       ; save bytes 16-31
mov
        dword ptr [di+4], ebx
        dword ptr [di+8], ecx
mov
        dword ptr [di+12], edx
mov
        di, 16
add
        eax, 80000004h
                                       ; get bytes 32-47 of brand string
mov
cpuid
        dword ptr [di], eax
                                       ; save bytes 32-47
mov
        dword ptr [di+4], ebx
mov
        dword ptr [di+8], ecx
        dword ptr [di+12], edx
mov
        _max_ext_func, 80000006h
                                       ; is 80000006h valid input for CPUID?
cmp
        end cpuid type
                                       ; jmp if no
jb
       eax, 80000006h
mov
cpuid
        ext func 6 eax, eax
mov
       _ext_func_6_ebx, ebx
       _ext_func_6_ecx, ecx
mov
       _ext_func_6_edx, edx
mov
                                   ; is 80000007h valid input for CPUID?
        max ext func, 80000007h
cmp
jb
        end cpuid type
                                       ; jmp if no
        eax, 80000007h
mov
cpuid
        _ext_func_7_eax, eax
mov
       _ext_func_7_ebx, ebx
mov
       _ext_func_7_ecx, ecx
       _ext_func_7_edx, edx
mov
        max ext func, 80000008h
                                   ; is 80000008h valid input for CPUID?
jb
        end_cpuid_type
                                       ; jmp if no
       eax, 80000008h
mov
```



```
cpuid
         _ext_func_8_eax, eax
   mov
          _ext_func_8_ebx, ebx
          _ext_func_8_ecx, ecx
   mov
   mov
          ext func 8 edx, edx
end cpuid type:
   pop edi
                                         ; restore registers
           esi
   pop
          ebx
   pop
; comment the following line for 32-bit segments
end_cpu_type:
  ret
_get_cpu_type
                   endp
get fpu type proc public
; This procedure determines the type of FPU in a system
; and sets the fpu type variable with the appropriate value.
; All registers are used by this procedure, none are preserved.
; Coprocessor check
; The algorithm is to determine whether the floating-point
; status and control words are present. If not, no
; coprocessor exists. If the status and control words can
; be saved, the correct coprocessor is then determined
; depending on the processor type. The Intel386 processor can
; work with either an Intel287 NDP or an Intel387 NDP.
; The infinity of the coprocessor must be checked to determine
; the correct coprocessor type.
   fninit
                                       ; reset FP status word
           fp status, 5A5Ah
                                       ; initialize temp word to non-zero
   mov
   fnstsw fp_status
mov ax, fp_status
                                       ; save FP status word
                                       ; check FP status word
                                       ; was correct status written
          al, 0
   cmp
          _fpu_type, 0
   mov
                                        ; no FPU present
   jne
          end_fpu_type
check control word:
   fnstcw fp status
                                       ; save FP control word
   mov ax, fp_status
                                       ; check FP control word
                                       ; selected parts to examine
   and
          ax, 103fh
        ax, 3fh
                                        ; was control word correct
   cmp
          _fpu_type, 0
   mov
   jne
          end fpu type
                                        ; incorrect control word, no FPU
   mov
          _fpu_type, 1
; 80287/80387 check for the Intel386 processor
check infinity:
   cmp _cpu_type, 3
   jne
           end_fpu_type
   fld1
                                         ; must use default control from FNINIT
   fldz
                                         ; form infinity
                                         ; 8087/Intel287 NDP say + inf = -inf
   fdiv
   fld
                                        ; form negative infinity
          st
   fchs
                                         ; Intel387 NDP says +inf <> -inf
```

Program Examples



```
fcompp
fstsw fp_status
mov ax, fp_status
mov _fpu_type, 2
sahf
jz end_fpu_type
mov _fpu_type, 3

end_fpu_type:
    ret
_get_fpu_type endp
end
```

```
; see if they are the same
; look at status from FCOMPP
; store Intel287 NDP for FPU type
; see if infinities matched
; jump if 8087 or Intel287 is present
; store Intel387 NDP for FPU type
```



Example 10-2. Processor Identification Procedure in Assembly Language

```
; Filename: CPUID3B.ASM
; Copyright (c) Intel Corporation 1993-2011
; This program has been developed by Intel Corporation. Intel
; has various intellectual property rights which it may assert
; under certain circumstances, such as if another
; manufacturer's processor mis-identifies itself as being
; "GenuineIntel" when the CPUID instruction is executed.
; Intel specifically disclaims all warranties, express or
; implied, and all liability, including consequential and
; other indirect damages, for the use of this program,
; including liability for infringement of any proprietary
; rights, and including the warranties of merchantability and
; fitness for a particular purpose. Intel does not assume any
; responsibility for any errors which may appear in this
; program nor any responsibility to update it.
; *********************
; This program contains three parts:
; Part 1: Identifies processor type in the variable
        _cpu_type:
; Part 2: Identifies FPU type in the variable
         _fpu_type:
; Part 3: Prints out the appropriate messages. This part is
         specific to the DOS environment and uses the DOS
         system calls to print out the messages.
; This program has been compiled with Microsoft Macro Assembler
; 6.15. If this code is compiled with no options specified and
; linked with CPUID3A.ASM, it's assumed to correctly identify
; the current Intel 8086/8088, 80286, 80386, 80486, Pentium(R),
; Pentium(R) Pro, Pentium(R) II, Pentium(R) II Xeon(R),
; Pentium(R) II OverDrive(R), Intel(R) Celeron(R),
; Pentium(R) III, Pentium(R) III Xeon(R), Pentium(R) 4, Intel(R)
; Xeon(R) DP and MP, Intel(R) Core(TM), Intel(R) Core(TM) 2,
; Intel(R) Core(TM) i7, and Intel(R) Atom(TM) processors when
; executed in real-address mode.
; NOTE: This code is written using 16-bit Segments.
       This module is the application; CPUID3A.ASM is linked as
       a support module.
TITLE CPUID3B
DOSSEG
.MODEL small
.STACK 100h
           MACRO
OP_O
                                         ; hardcoded operand override
   db
           66h
ENDM
```



.CODE

```
.DATA
      _cpu_type:
                         byte
extrn
extrn
                         byte
       _fpu_type:
       _cpuid_flag:
extrn
                         byte
extrn
       intel CPU:
                         byte
extrn _max_func:
                         dword
extrn _cpu_signature: dword
                        dword
extrn _func_1_ebx:
extrn _func_1_ecx:
                         dword
extrn _func_1_edx:
                         dword
      _func_5_eax:
extrn
                         dword
      _func_5_ebx:
                         dword
extrn
extrn
       func 5 ecx:
                         dword
       _func_5_edx:
extrn
                         dword
extrn _func_6_eax:
                         dword
extrn _func_6_ebx:
                        dword
extrn func 6 ecx:
                        dword
extrn _func_6_edx:
                        dword
                         dword
extrn _func_9_eax:
extrn _func_9_ebx:
                         dword
      _func_9_ecx:
extrn
                         dword
extrn
       func 9 edx:
                         dword
                        dword
extrn
       func A eax:
                        dword
       _func_A_ebx:
extrn
extrn _func_A_ecx:
                        dword
extrn _func_A_edx:
                        dword
extrn _max_ext_func:
                        dword
extrn _ext_func_1_eax: dword
                         dword
extrn _ext_func_1_ebx:
extrn _ext_func_1_ecx:
                         dword
      _ext_func_1_edx:
                         dword
extrn
extrn
       _ext_func_6_eax:
                         dword
extrn
       _ext_func_6_ebx:
                         dword
extrn ext func 6 ecx:
                         dword
extrn ext func 6 edx:
                         dword
extrn _ext_func_7_eax:
                       dword
                         dword
extrn _ext_func_7_ebx:
extrn _ext_func_7_ecx:
                         dword
extrn _ext_func_7_edx:
                         dword
      _ext_func_8_eax:
                         dword
extrn
extrn
       _ext_func_8_ebx:
                         dword
                         dword
extrn
       _ext_func_8_ecx:
extrn _ext_func_8_edx:
                         dword
extrn _cache_eax:
                         dword
extrn _cache_ebx:
                        dword
extrn _cache_ecx:
                        dword
                         dword
extrn _cache_edx:
                         dword
extrn _dcp_cache_eax:
      _dcp_cache_ebx:
extrn
                         dword
      _dcp_cache_ecx:
extrn
                         dword
       dcp cache edx:
extrn
                         dword
extrn _brand_string:
                         byte
; The purpose of this code is to identify the processor and
; coprocessor that is currently in the system. The program
; first determines the processor type. Then it determines
; whether a coprocessor exists in the system. If a
; coprocessor or integrated coprocessor exists, the program
; identifies the coprocessor type. The program then prints
; the processor and floating point processors present and type.
```



```
.8086
  start:
                        ax, @data
                       ds, ax
                                                                                      ; set segment register
         mov
                       es, ax
                                                                                      ; set segment register
         mov
                                                                                      ; align stack to avoid AC fault
                      sp, not 3
         and
                                                                                      ; determine processor type
         call
                        _get_cpu_type
                       _get_fpu_type
         call
         call printProcessorIdentification
         call printCPUIDInfo
                        ax, 4C00h
         mov
         int
                         21h
 extrn _get_cpu_type:
                                                       proc
                _get_fpu_type:
                                                       proc
 extrn
  .DATA
 id msg
                                              db "This processor: $"
                                            db "unknown$"
 unknown_msg
                                              db "8086/8088$"
 cp 8086
 cp 286
                                              db "80286$"
                                              db "80386$"
 cp 386
                                              db "80486DX or 80486DX2, or 80487SX math coprocessor$"
 cp 486
                                               db "80486SX$"
 cp_486sx
 fp 8087
                                              db " and an 8087 math coprocessor$"
 fp_287
                                               db " and an 80287 math coprocessor$"
                                               db " and an 80387 math coprocessor$"
 fp 387
GenuineIntel_msg
BrandString_msg
intel486_msg
intel486sx_msg
intel486dx_msg
intel486dx_msg
intel486dx_msg
intel486dx_msg
inteldx2_msg
inteldx2_msg
inteldx4_msg
i
 pentiumiixeon_m5_msg db "Pentium(R) II Model 5 or Pentium(R) II Xeon(R)$"
 pentiumiixeon_m7_msg          db "Pentium(R) II Xeon(R) Model 7$"
 celeron_msg
celeron_m6_msg
pentiumiii_m7_msg
                                            db "Celeron(R) Model 5$"
                                             db "Celeron(R) Model 6$"
                                               db "Pentium(R) III Model 7 or Pentium(R) III Xeon(R) Model 7$"
 pentiumiiixeon_m7_msg    db "Pentium(R) III Xeon(R) Model 7$"
 celeron brand
                                                db "Genuine Intel(R) Celeron(R) processor$"
                                                db "Genuine Intel(R) Pentium(R) III Xeon(R) processor$"
 pentiumiiixeon brand
 pentiumiii brand
                                               db "Genuine Intel(R) Pentium(R) III processor$"
 mobile piii brand
                                              db "Genuine Mobile Intel(R) Pentium(R) III Processor-M$"
 mobile icp brand
                                           db "Genuine Mobile Intel(R) Celeron(R) processor$"
                                            db "Genuine Mobile Intel(R) Pentium(R) 4 processor - M$"
 mobile P4 brand
 pentium4 brand
                                            db "Genuine Intel(R) Pentium(R) 4 processor$"
 xeon_brand
                                               db "Genuine Intel(R) Xeon(R) processor$"
 xeon_mp_brand
                                               db "Genuine Intel(R) Xeon(R) processor MP$"
 mobile icp brand 2 db "Genuine Intel(R) Xeon(R) processor MF$"

db "Genuine Mobile Intel(R) Celeron(R) processor$"
 mobile pentium m brand db "Genuine Intel(R) Pentium(R) M processor$"
 mobile_genuine_brand db "Mobile Genuine Intel(R) processor$"
 mobile icp m brand
                                               db "Genuine Intel(R) Celeron(R) M processor$"
```



```
brand entry
                  struct
   brand_value
                  dd ?
    brand string
                  dw ?
brand entry
                  ends
brand table LABEL BYTE
   brand_entry
                     <01h, offset celeron brand>
   brand_entry
                      <04h, offset pentiumiii brand>
    brand entry
                       <06h, offset mobile piii brand>
    brand entry
                       <07h, offset mobile icp brand>
                      <08h, offset pentium4_brand>
    brand entry
                      <09h, offset pentium4_brand>
   brand entry
                      <OAh, offset celeron brand>
    brand entry
   brand entry
                      <OBh, offset xeon brand>
    brand entry
                      <OCh, offset xeon_mp_brand>
                      <OEh, offset mobile_p4_brand>
    brand_entry
                      <OFh, offset mobile_icp_brand>
   brand_entry
   brand_entry
                      <11h, offset mobile_genuine_brand>
<12h, offset mobile_icp_m_brand>
<13h, offset mobile_icp_brand_2>
   brand_entry
brand_entry
   brand_entry
                      <14h, offset celeron_brand>
    brand entry
                     <15h, offset mobile genuine brand>
    brand entry
                     <16h, offset mobile pentium m brand>
    brand_entry
                      <17h, offset mobile icp brand 2>
brand table count
                       equ ($ - offset brand table) / (sizeof brand entry)
; The following 16 entries must stay intact as an array
intel_486_0 dw offset intel486dx_msg intel_486_1 dw offset intel486dx_msg
                     dw offset intel486sx_msg
intel 486 2
intel 486 3
                     dw offset inteldx2 msg
intel_486_4
                     dw offset intel486_msg
                     dw offset intelsx2_msg
intel_486_5
                     dw offset intel486_msg
intel_486_6
                    dw offset inteldx2wb_msg
dw offset inteldx4_msg
dw offset intel486_msg
intel_486_7
intel 486 8
intel 486 9
                     dw offset intel486_msg
intel_486_a
                     dw offset intel486_msg
intel 486 b
intel 486 c
                     dw offset intel486 msg
intel 486 d
                     dw offset intel486 msg
                      dw offset intel486_msg
intel_486_e
                       dw offset intel486_msg
intel_486_f
; end of array
                       db "at least an 80486 processor."
not intel
                       db 13,10,"It does not contain a Genuine"
                       db "Intel part, and as a result the"
                       db 13,10, "CPUID information may not be detected.$"
signature msg
                       db 13,10, "Processor Signature: $"
                       db 13,10," Family Data: $"
family msg
                       db 13,10," Model Data : $"
model_msg
stepping_msg
                       db 13,10," Stepping : $"
cr lf
                       db 13,10,"$"
turbo msg
                       db 13,10, "The processor is an OverDrive(R) processor$"
                       db 13,10, "The processor is the upgrade"
dp_msg
                       db " processor in a dual processor system$"
```



```
; CPUID features documented per Software Developers Manual Vol 2A January 2011
document_msg db "CPUID data documented in the Intel(R) 64 and IA-32 Software Developer
Manual"
                          db 13,10, "Volume 2A Instruction Set A-M, January 2011 [doc #253666]"
                           db 13,10, "http://www.intel.com/products/processor/manuals/index.htm$"
                       db "; $"
db ":$"
delimiter msg
colon_msg db ":$"
disabled_msg db "Disabled$"
enabled_msg db "Enabled$"
supported_msg db "Supported$"
unsupported_msg db "Unsupported$"
reserved_msg db "Reserved$"
invalid_msg db "Invalid$"
not_available_msg db "Not Available$"
available_msg db "Available$"
bytes_msg db " bytes$"
kbytes_msg db " kB$"
mbytes_msg db " kB$"
mbytes_msg db " kB$"
db " MB$"
db "-way$"
direct_mapped_msg db "Full$"
colon msg
feature_entry struct
    feature mask dd ?
     feature_entry ends
; CPUID.(EAX=01h):ECX features
feature_1_ecx table LABEL BYTE
feature_1_ecx_table_count equ ($ - offset feature_1_ecx_table) / (sizeof feature_entry)
; CPUID.(EAX=01h):EDX features
feature 1 edx msg db 13,10, "CPUID.(EAX=01h):EDX Supported Features: $"
feature_1_edx_table LABEL BYTE
```



```
feature_1_edx_table_count equ ($ - offset feature_1_edx_table) / (sizeof feature_entry)
; CPUID.(EAX=06h):EAX features
feature 6 eax msg db 13,10, "CPUID.(EAX=06h): EAX Supported Features: $"
feature 6 eax table LABEL BYTE
  feature_6_eax_table_count equ ($ - offset feature_6_eax_table) / (sizeof feature_entry)
; CPUID. (EAX=06h): ECX features
feature 6 ecx msq db 13,10, "CPUID. (EAX=06h): ECX Supported Features: $"
feature 6 ecx table LABEL BYTE
  feature_entry <00000001h, "MPERF-APERF-MSR$"> ; [0]
   feature 6 ecx table count equ ($ - offset feature 6 ecx table) / (sizeof feature entry)
; CPUID.(EAX=80000001h):ECX features
feature_ext1_ecx_msg db 13,10,"CPUID.(EAX=80000001h):ECX Supported Features: $"
feature ext1 ecx table LABEL BYTE
                                         ; [0]
  feature entry <00000001h, "LAHF-SAHF$">
feature_ext1_ecx_table_count equ ($ - offset feature_ext1_ecx_table) / (sizeof feature_entry)
; CPUID.(EAX=80000001h):EDX features
feature_ext1_edx_msg db 13,10,"CPUID.(EAX=80000001h):EDX Supported Features: $"
feature ext1 edx table LABEL BYTE
```



```
<08000000h, "RDTSCP$">
                     <08000000h, "RDTSCP$"> ; [27]
<20000000h, "EM64T$"> ; [29]
    feature entry
    feature entry
feature_ext1_edx_table_count equ ($ - offset feature_ext1_edx_table) / (sizeof feature_entry)
: CPUID.(EAX=80000007h):EDX features
feature ext7 edx msg db 13,10, "CPUID.(EAX=80000007h):EDX Supported Features: $"
feature ext7 edx table LABEL BYTE
   feature entry <00000100h, "INVTSC$">
                                                     ; [8]
feature_ext7_edx_table_count equ ($ - offset feature_ext7_edx_table) / (sizeof feature_entry)
; CPUID. (EAX=00h)
; CPUID. (EAX=80000000h)
max func msg
                      db 13,10,13,10, "Maximum CPUID Standard and Extended Functions:$"
max standard func msg db 13,10," CPUID.(EAX=00h):EAX: $"
max_extended_func_msg db 13,10," CPUID.(EAX=80000000h):EAX: $"
; CPUID. (EAX=01h):EBX
brand index msg
                      db 13,10," Brand Index : $"
clflush line size msg db 13,10," CLFLUSH Line Size: $"
max_ids_pkg_msg
                     db 13,10," Max Addressable IDs for logical processors in physical package:
apic_id_msg
                      db 13,10," Initial APIC ID : $"
; CPUID. (EAX=04h)
func 4 msg
                      db 13,10, "CPUID. (EAX=04h) Deterministic Cache Parameters (DCP) Leaf n=$"
dcp entry struct
  cache_type_msg
                      db 16 dup(?)
                                            ; 16 characters max including $ terminator
dcp_entry
          ends
                      db " Cache$"
cache msq
level msg
                      db "Level $"
size msg
                      db "Size $"
                     db 13,10,"
leaf4_selfinit_msg
                                  Self Initializing$" ; EAX[8]
leaf4_fullyassoc_msg          db 13,10,"
                                   Fully Associative$" ; EAX[9]
maxID_leaf4_share_msg    db 13,10,"
                                   Max # of addressable IDs for logical processors sharing this
cache: $"
maxID_leaf4_package_msg db 13,10,"
                                   Max # of addressable IDs for processor cores in physical
package : $'
                      db 13,10,"
leaf4 edx0set msg
                                   WBINVD/INVD from threads sharing this cache acts upon lower
level caches for threads sharing this cache$"; EDX[0]
leaf4 edxOclear msg db 13,10," WBINVD/INVD is not guaranteed to act upon lower level threads
of non-originating threads sharing this cache$"; EDX[0]
leaf4 edx1set msg db 13,10," Cache is inclusive of lower cache levels$"; EDX[1]
Cache is not inclusive of lower cache levels$" ; EDX[1]
                     db 13,10," Complex function is used to index the cache$"; EDX[2]
leaf4 edx2set msg
leaf4_edx2clear_msg
                     db 13,10," Direct mapped cache$"; EDX[2]
dcp_table LABEL BYTE
   dcp entry
                      <"Null$">
   dcp entry
                      <"Data
                                   $">
    dcp entry
                      <"Instruction$">
                      <"Unified $">
    dcp_entry
dcp table count equ ($ - offset dcp table) / (sizeof dcp entry)
; CPUID. (EAX=05h)
                      db 13,10,13,10, "CPUID. (EAX=05h) Monitor/MWAIT Leaf:$"
func 5 msg
                      db 13,10," Smallest monitor line size: $"
func_5_eax_msg
func_5_ebx_msg
                      db 13,10," Largest monitor line size: $"
func_5_mwait_msg
                      db 13,10," Enumeration of Monitor-MWAIT extensions: $"
func_5_mwait_intr_msg db 13,10," Interrupts as break-event for MWAIT: $" func_5_mwait_Cx_msg1 db 13,10," Number of C$"
func_5_mwait_Cx_msg2          db " sub C-states supported using MWAIT: $"
```



```
func 5 mwait_CxE_msg
                         db "; CxE Supported$"
; CPUID. (EAX=06h)
feature 6 ebx msg db 13,10,13,10,"CPUID.(EAX=06h) Thermal and Power Management Leaf: $"
feature_6_ebx_3_0_msg    db 13,10," Number of Interrupt Thresholds: $"
; CPUID. (EAX=09h)
                         db 13,10,13,10, "CPUID.(EAX=09h) Direct Cache Access Leaf:$"
func 9 msg
                         db 13,10," Value of MSR PLATFORM_DCA_CAP[31:0]: $"
DCA_cap_msg
func_A_msg db 13,10,13,10,"CPUID.(EAX=OAh) Architecture Performance Monitoring Leaf:$" archPerfMon_ver_msg db 13,10," Version ID: $"
gp_perfMon_counter_msg db 13,10," Number of General Purpose Counters per Logical Processor: $"
bits gp counter msg db 13,10," Bit Width of General Purpose Counters: $"
ebx bit vector len msg db 13,10," Length of EBX bit vector to enumerate events: $"
core_cycle_msg db 13,10," Core Cycle event : $"
inst_retired_msg db 13,10," Instruction Retired event : $"
reference_cycles_msg db 13,10," Reference Cycles event : $"
lastlevelcache_ref_msg db 13,10," Last-Level Cache Reference event: $"
lastlevelcache_miss_msg db 13,10," Last-Level Cache Misses event : $"
branch_inst_retired_msg db 13,10," Branch Instruction Retired event: $"
branch mispredict msg db 13,10," Branch Mispredict Retired event : $"
fixed_func_counter_msg db 13,10," Number of Fixed-Function Performance Counters: $"
bits fixed func counter db 13,10," Bit Width of Fixed-Function Performance Counters: $"
archPerfMon table LABEL BYTE
    brand_entry <0, offset core_cycle_msg>
                    <1, offset inst_retired_msg>
<2, offset reference_cycles_msg>
    brand_entry
    brand_entry
    brand_entry
brand_entry
                        <3, offset lastlevelcache_ref_msg>
<4, offset lastlevelcache_miss_msg>
                        <5, offset branch_inst_retired_msg>
    brand_entry
    brand entry
                        <6, offset branch mispredict msg>
archPerfMon_table_count equ ($ - offset archPerfMon_table) / (sizeof brand_entry)
; CPUID. (EAX=0Bh)
func B msg
                        db 13,10, "CPUID. (EAX=0Bh) Extended Topology Leaf n=$"
                        db "Thread$" ; Input ECX=0 db "Core$" ; Input ECX=1
thread msg
                                             ; Input ECX=1
core msg
package_msg
                        db "Package$" ; Input ECX=2..n
                        db "SMT$"
smt msa
x2apic id shr msq db " x2APIC ID bits to shift right to get unique topology ID: $"
logical proc level msg db " Logical processors at this level type: $"
level_number_msg db " Level Number: $"
level_type_msg
                        db " Level Type : $"
x2apic_id_msg
                         db " x2APIC ID : $"
; CPUID. (EAX=0Dh)
func D mainLeaf msg
                         db 13,10,13,10, "CPUID.(EAX=0Dh) Processor Extended State Enumeration Main
Leaf n=0:$"
func_D_mainLeaf_eax_msg db 13,10," Valid bit fields of XCR0[31: 0]: $"
func D mainLeaf ebx msg db 13,10," Max size required by enabled features in XCRO: $"
func_D_mainLeaf_ecx_msg db 13,10," Max size required by XSAVE/XRSTOR for supported features: $"
func_D_mainLeaf_edx_msg db 13,10," Valid bit fields of XCR0[63:32]: $"
func_D_subLeaf_msg db 13,10,"CPUID.(EAX=0Dh) Processor Extended State Enumeration Sub-Leaf
func_D_subLeaf_eax_msg db 13,10," Size required for feature associated with sub-leaf: $"
func D subLeaf ebx msg db 13,10," Offset of save area from start of XSAVE/XRSTOR area: $"
func D subLeaf ecx msg db 13,10," Reserved: $"
```



```
func D subLeaf edx msg db 13,10," Reserved: $"
; CPUID. (EAX=8000006h)
func ext6 msg db 13,10,13,10,"CPUID.(EAX=80000006h) Extended L2 Cache Features:$"
                  db 13,10," L2 Cache Size: $"
func ext6 L2Size msg
func ext6 Assoc msg db 13,10," L2 Cache Associativity: $"
func ext6 LineSize msg db 13,10," L2 Cache Line Size: $"
; CPUID. (EAX=80000008h)
func_ext8_PA_bits_msg    db 13,10," Physical Address bits: $"
func_ext8_VA_bits_msg    db 13,10," Virtual Address bits: $"
. CODE
.486
; printDecimal
; Input: eax - value to print
    bl - # of bytes in value (1=byte, 2=word, 4=dword)
**************************
printDecimal proc
   pushad
checkDecByte:
         edx, 0FFh
   cmp bl, 1
         startDec
   jе
checkDecWord:
         edx, 0FFFFh
   mov
         bl, 2
   cmp
         startDec
   jе
checkDecDword:
        edx, 0FFFFFFFh
   mov
         bl, 4
         exit_PrintDecimal
   jne
startDec:
   and
         eax, edx
         ebp, 10
                                     ; set destination base to 10 (decimal)
   mov
                                     ; initialize saved digit counter
   xor
         cx, cx
doDivDec:
         edx, edx
                                     ; clear high portion of dividend
   xor
   div
         ebp
   push dx
                                     ; save remainder
                                     ; increment saved digit counter
   inc
         CX
         eax, eax
   or
                                     ; is quotient 0 (need more div)?
   jnz
         doDivDec
                                     ; jmp if no
         ah, 2
                                     ; print char service
   mov
printDec:
   pop
         dx
                                     ; pop digit
         dl, '0'
   add
                                     ; convert digit to ASCII 0-9
   int
          21h
                                     ; print it
   loop
         printDec
                                     ; decrement counter and loop
exit_PrintDecimal:
   popad
   ret
```



```
printDecimal
            endp
; printBinary - prints value in binary, starts at [0]
; Input: eax - value to print
   bl - # of bits in value (e.g. 4=nibble, 8=byte, 16=word, 32=dword)
printBinary proc
   pushad
   cmp
        bl, 32
                                   ; bit count > 32?
         exit printBinary
                                   ; jmp if yes
   jа
startBin:
        cl, 32
                                   ; max 32 bits
  mov
       cl, bl
                                   ; get # of unused bits in value
  sub
   mov
        esi, eax
        esi, cl
  shl
                                   ; shift bits so highest used bit is in [31]
  movzx cx, bl
                                   ; initialize bit counter
                                   ; print char service
   mov
         ah, 2
printBin:
        dl, '0'
   mov
        esi, 1
                                   ; shift bit to print into CF
  shl
  adc dl, 0
                                   ; add CF to convert bit to ASCII 0 or 1
  int
        21h
                                   ; print char
skipPrintBin:
  loop printBin
        dl, 'b'
   mov
                                   ; binary indicator
         21h
   int
exit printBinary:
   popad
   ret
printBinary endp
; printHex - prints value in hex, starts from lowest nibble
; Input: eax - value to print
   bl - # of digits in value (e.g. 1=nibble, 2=byte, 4=word, 8=dword)
printHex
       proc
  pushad
   cmp bl, 8
                                   ; digit count > 8?
   jа
       exit printHex
                                   ; jmp if yes
                                   ; max digits (use CX for LOOP)
         cx, 8
   mov
         bh, bh
                                   ; set BH to zero so 16-bit BX=BL
   xor
         cx, bx
                                   ; get diff of max and requested
   sub
         cx, 2
                                   ; *4 because each nibble is 4 bits
   shl
        eax, cl
                                   ; move first nibble to EAX[31:28]
   shl
        cx, bx
                                   ; set LOOP count
   mov
   mov
       ebx, eax
                                   ; value to print
   mov
      ah, 2
                                   ; print char service
printHexNibble:
   rol
       ebx, 4
                                   ; rotate EAX[31:28] to EAX[3:0]
   mov
         dl, bl
   and
        dl, 0Fh
       dl, '0'
                                   ; convert nibble to ASCII number
   add
   cmp dl, '9'
```



```
jle
     @f
      dl, 7
  add
                        ; convert to 'A'-'F'
@@:
    21h
  int
                        ; print lower nibble of ext family
  loop printHexNibble
    dl, 'h'
                        ; hex indicator
  mov
  int
    21h
exit_printHex:
  popad
  ret
printHex
      endp
; printByteHex
; Input: eax - word to print
;****************************
printByteHex proc
  pushad
  mov
      bl, 2
                  ; print 2 digits of EAX[31:0]
  call
      printHex
  popad
  ret
printByteHex endp
; printWordHex
; Input: eax - word to print
printWordHex proc
  pushad
                       ; print 4 digits of EAX[31:0]
  mov bl, 4
  call printHex
  popad
  ret
printWordHex endp
; printDwordHex
 Input: eax - dword to print
printDwordHex proc
 pushad
     bl, 8
                       ; print 8 digits of EAX[31:0]
     printHex
  call
  popad
  ret
printDwordHex
        endp
.586
; printMaxFunctions - print maximum CPUID functions
printMaxFunctions proc
  pushad
  mov
      ah, 9
                       ; print string $ terminated service
  mov
      dx, offset max_func_msg
      21h
  int
  mov dx, offset max standard func msg
```



```
int
          21h
          bl, 2
                                  ; 2 hex digits
         eax, _max_func
   call
          printHex
                                     ; print string $ terminated service
   mov
         ah, 9
         dx, offset max_extended_func msg
   mov
   mov bl, 8
                                     ; 8 hex digits
         eax, _max_ext_func
   mov
   call printHex
   popad
   ret
printMaxFunctions endp
; printFeaturesTable - print CPUID Features from specified leaf
; Input: ebp - CPUID Input for feature data
        esi - 32-bit features value
         di - offset of features table
         cl - count of features table
        dx - offset of features msq
printFeaturesTable proc
   cmp ebp, 8000000h
                                    ; CPUID Input >= Extended Input base value?
   jae checkMaxExtFunc
cmp ebp, _max_func
ja exit_PrintFeatures
                                     ; jmp if yes
                                     ; CPUID Input > Max Standard Input?
                                     ; jmp if yes
   jmp print feature msg
checkMaxExtFunc:
   cmp ebp, _max_ext_func
ja exit_PrintFeatures
                                     ; CPUID Input > Max Extended Input?
                                      ; jmp if yes
print feature msg:
   mov ah, 9
                                      ; print string $ terminated service
          21h
   int
         eax, esi
   mov
   call printDwordHex
                                      ; is supported features DWORD 0?
        eax, eax
   or
         exit_PrintFeatures
                                      ; jmp if yes
   jΖ
         ah, 9
                                     ; print string $ terminated service
       dx, offset cr lf
          21h
   int
          ah, 2
                                     ; print char service
   mov
          dl, ''
   mov
          21h
   int
          21h
print_features_loop:
   push esi
   and
          esi, dword ptr [di].feature entry.feature mask
   jz
          check next feature
print_features_msg:
                                      ; print string $ terminated service
          dx, [di].feature_entry.feature_msg
   int.
         21h
   mov ah, 2
                                      ; print char service
```



```
dl, ''
   mov
   int
          21h
check next feature:
          di, sizeof feature entry
   add
          cl
                                       ; decrement feature count
   dec
   jnz
         print features loop
exit_PrintFeatures:
   ret
printFeaturesTable
                   endp
; printFeatures - print CPUID features
printFeatures proc
   pushad
          ah, 9
                                      ; print string $ terminated service
   mov
   mov
          dx, offset cr lf
   int
          21h
; print CPUID.(EAX=01h):ECX features
   mov esi, func 1 ecx
          dx, offset feature_1_ecx_msg
   mov
         di, offset feature 1 ecx table
   mov
   mov cl, feature 1 ecx table count
   mov
         ebp, 1
                                     ; CPUID Input for feature data
   call
        printFeaturesTable
; print CPUID.(EAX=01h):EDX features
       esi, dword ptr _func_1_edx
; Fast System Call had a different meaning on some processors,
; so check CPU signature.
check_sep:
   bt
          esi, 11
                                       ; Is SEP bit set?
   jnc check htt
                                      ; jmp if no
          _cpu_type, 6
                                      ; Is CPU type != 6?
   jne
          check htt
                                      ; jmp if yes
   cmp
         byte ptr _cpu_signature, 33h
                                     ; Is CPU signature >= 33h?
                                       ; jmp if yes
          check htt
   jae
          esi, 11
                                      ; SEP not truly present so clear feature bit
   btr
; HTT can be fused off even when feature flag reports HTT supported, so perform additional checks.
check_htt:
   bt.
          esi, 28
                                       ; Is HTT bit set?
       print edx features
   jnc
                                       ; jmp if no
         eax, dword ptr func 1 ebx
                                       ; Place the logical processor count in AL
   shr
         eax, 16
          ah, ah
                                       ; clear AH
   xor
          ebx, dword ptr _dcp_cache_eax
   mov
                                       ; Place core count in BL (originally in EAX[31:26])
   shr
          ebx, 26
   and
          bx, 3Fh
                                       ; clear BL preserving the core count
   inc
         bl
         bl
   div
                                       ; >= 2 cores?
         al, 2
   cmp
   jae print_edx_features
                                       ; jmp if yes
   btr
          esi, 28
                                       ; HTT not truly present so clear feature bit
print_edx_features:
          dx, offset feature_1_edx_msg
   mov
          di, offset feature_1_edx_table
   mov
          cl, feature 1 edx table count
          ebp, 1
                                       ; CPUID Input for feature data
   call printFeaturesTable
; print CPUID.(EAX=06h):EAX features
```



```
esi, _func_6_eax
   mov
          dx, offset feature 6 eax msg
   mov
          di, offset feature_6_eax_table
   mov
          cl, feature_6_eax_table_count
                                      ; CPUID Input for feature data
   mov
         ebp, 6
   call printFeaturesTable
; print CPUID.(EAX=06h):ECX features
   mov esi, _func_6_ecx
          dx, offset feature_6_ecx_msg
   mov
          di, offset feature_6_ecx_table
   mov.
          cl, feature 6 ecx table count
   mov
                                      ; CPUID Input for feature data
          ebp, 6
   call
          printFeaturesTable
; print CPUID.(EAX=80000001h):ECX features
         esi, _ext_func_1_ecx
   mov
          dx, offset feature ext1 ecx msq
          di, offset feature ext1 ecx table
       cl, feature_ext1_ecx_table_count
   mov
         ebp, 80000001h
                                    ; CPUID Input for feature data
   mov
        printFeaturesTable
   call
; print CPUID.(EAX=80000001h):EDX features
         esi, ext func 1 edx
   mov
          dx, offset feature ext1 edx msg
         di, offset feature_ext1_edx_table
   mov
   mov cl, feature_ext1_edx_table_count
       ebp, 80000001h
                                    ; CPUID Input for feature data
   call printFeaturesTable
; print CPUID.(EAX=80000007h):EDX features
   mov esi, ext func 7 edx
          dx, offset feature_ext7_edx_msg
   mov
          di, offset feature_ext7_edx_table
          cl, feature_ext7_edx_table_count
   mov
                             ; CPUID Input for feature data
         ebp, 80000007h
   mov
   call
          printFeaturesTable
   popad
   ret
printFeatures endp
; print01hLeaf - print 01h Leaf
; CPUID. (EAX=01h)
print01hLeaf proc
          _max_func, 1
          exit_01hLeaf
   jb
          ah, 9
                                      ; print string $ terminated service
          dx, offset cpuid 1 ebx msg
   int
          21h
          dx, offset brand_index_msg
   mov
          21h
   int
         ecx, _func_1_ebx
   mov
         al, cl
         bl, 1
   mov
   call printDecimal
   shr
         ecx, 8
          dx, offset clflush line size msg
   int
         21h
         al, cl
   mov
        al, 3
   shl
                                      ; *8 convert to bytes
```



```
call
         printDecimal
   mov
         dx, offset bytes msg
   int
         21h
         ecx, 8
   shr
         dx, offset max_ids_pkg_msg
   mov
   int
         21h
         al, cl
   call printDecimal
         ecx, 8
   shr
   mov
         dx, offset apic_id_msg
   int
         21h
   mov
         al, cl
   call
         printByteHex
exit_01hLeaf:
   popad
   ret
print01hLeaf endp
; printDCPLeaf - print Deterministic Cache Parameters Leaf
; CPUID. (EAX=04h)
printDCPLeaf proc
   pushad
   cmp
         max func, 4
   jb
        exit_dcp
   mov
         eax, 4
   xor
         ecx, ecx
                                    ; set Index to 0
   cpuid
   and
         ax, 1Fh
                                     ; Cache Type=0 (NULL)?
                                     ; jmp if yes
         exit_dcp
   jΖ
         ah, 9
                                    ; print string $ terminated service
       dx, offset cr_lf
         21h
   int
         ebp, ebp
                                    ; start at Index 0
   xor
loop dcp:
   mov
         eax, 4
   mov
         ecx, ebp
                                     ; set Index
   cpuid
   mov
         si, ax
   and si, 1Fh
                                    ; Cache Type=0 (NULL)?
        exit dcp
                                    ; jmp if yes
   jz
         si, dcp_table_count
                                    ; Cache Type >= DCP Table Count?
   cmp
                                    ; jmp if yes
         exit_dcp
   jae
   push
          edx
                                    ; push CPUID returned EDX
                                     ; push CPUID returned EAX
   push
          eax
                                     ; push CPUID returned EBX
   push
          ebx
   push
                                    ; push CPUID returned ECX
         ecx
                                    ; push CPUID returned EAX
   push
         eax
         ah, 9
   mov
                                     ; print string $ terminated service
         dx, offset func 4 msg
   mov
         21h
   int
         eax, ebp
   mov
         bl, 4
                                     ; print leaf number
   call
         printDecimal
         ah, 9
                                     ; print string $ terminated service
   mov
       dx, offset colon msg
   mov
```



```
21h
   int
           dx, offset cr lf
   mov
           21h
           ah, 2
                                           ; print char service
   mov
          dl, ''
   mov
          21h
   int
   int
          21h
          ax, sizeof dcp_entry
   mov
   mıı1
           si
           si, ax
   mov
           ah, 9
                                           ; print string $ terminated service
   mov
   lea
           dx, dcp table[si].dcp entry
   int
           21h
          dx, offset cache_msg
   mov
   int
          21h
   mov
          dx, offset delimiter msg
   int
           21h
           dx, offset level_msg
   mov
   int
           21h
                                          ; pop CPUID returned EAX
   pop
           edx
           dl, 5
   shr
                                           ; Get Cache Level
          dl, '0'
                                           ; Convert digit to ASCII
   add
          ah, 2
                                          ; print char service
   mov
   int
          21h
                                          ; print Cache Level
          ah, 9
                                           ; print string $ terminated service
   mov
          dx, offset delimiter_msg
           21h
   int
           dx, offset size msg
   mov
           21h
   int
           ecx
                                           ; pop CPUID returned ECX
   pop
                                           ; pop CPUID returned EBX
   pop
           ebx
   mov
           eax, ebx
                                           ; Cache Size =
(Ways+1) * (Partitions+1) * (LineSize+1) * (Sets+1)
         eax, 0FFFh
                                          ; EAX = LineSize
   and
   inc
           eax
                                           ; EAX = LineSize+1
   inc
           ecx
                                           ; ECX = Sets+1
                                           ; EAX = (LineSize+1) * (Sets+1)
   mul
           ecx
          ecx, ebx
   mov
   shr
          ecx, 12
                                           ; ECX = Partitions
   and
        ecx, 03FFh
   inc
          ecx
                                           ; ECX = Partitions+1
          ecx
                                           ; EAX = (Partitions+1)*(LineSize+1)*(Sets+1)
   mul
           ebx, 22
   shr
   inc
           ebx
                                           ; EBX = Ways+1
   mul
           ebx
                                           ; EAX = (Ways+1)*(Partitions+1)*(LineSize+1)*(Sets+1)
   shr
           eax, 10
                                           ; convert bytes to KB
           bl, 4
   mov
   call printDecimal
           ah, 9
                                           ; print string $ terminated service
   mov
           dx, offset kbytes_msg
           21h
   int
           ecx
                                           ; pop CPUID returned EAX
   pop
dcp check selfinit:
   bt
          ecx, 8
   jnc
           dcp_check_fullyassoc
         dx, offset leaf4 selfinit msg
   mov
   int
          21h
dcp_check_fullyassoc:
   bt
         ecx, 9
```



```
jnc
         dcp_cache_share
   mov
         dx, offset leaf4 fullyassoc msg
   int
         21h
dcp_cache_share:
         dx, offset maxID leaf4 share msg
   mov
         21h
   mov
        eax, ecx
   shr
       eax, 14
       eax, 0FFFh
   and
   inc
         eax
   shr
         ecx, 26
         ecx, 03Fh
   and
   inc
         ecx
         bl, 2
   mov
   call printDecimal
         ah, 9
                                     ; print string $ terminated service
         dx, offset maxID_leaf4_package_msg
   mov
         21h
   int
   mov
         eax, ecx
   call
        printDecimal
                                     ; pop CPUID returned EDX
   pop
         ecx
         ah, 9
                                     ; print string $ terminated service
   mov
dcp_check_edx0:
         dx, offset leaf4 edx0set msg
   bt
         ecx, 0
         dcp_edx0_print
   jс
         dx, offset leaf4 edx0clear msg
   mov
dcp_edx0_print:
  int
dcp_check_edx1:
        dx, offset leaf4_edx1set_msg
   mov
         ecx, 1
   bt
         dcp edx1 print
   jс
         dx, offset leaf4_edx1clear_msg
dcp_edx1_print:
   int
dcp_check_edx2:
         dx, offset leaf4_edx2set_msg
   bt
          ecx, 2
         dcp_edx2_print
   jс
   mov
         dx, offset leaf4_edx2clear_msg
dcp edx2 print:
   int
   inc
          ebp
                                     ; next Index
         loop_dcp
   jmp
exit dcp:
   popad
   ret.
printDCPLeaf endp
; printMwaitLeaf - print Monitor/Mwait Leaf
; CPUID. (EAX=05h)
printMwaitLeaf proc
   pushad
          _max_func, 5
   cmp
          exit mwait
   jb
```



```
ah, 9
                                         ; print string $ terminated service
   mov
           dx, offset func_5_msg
   int
           21h
   mov
          dx, offset func_5_eax_msg
          21h
   int
           eax, func 5 eax
          bl, 2
   mov
                                         ; output word
   call
           printDecimal
                                         ; print string $ terminated service
   mov
           ah, 9
           dx, offset bytes msq
   mov
           21h
   mov
           dx, offset func 5 ebx msg
   int
           21h
           eax, _func_5_ebx
   mov
          bl, 2
                                         ; output word
   mov
   call printDecimal
          ah, 9
   mov
                                         ; print string $ terminated service
           dx, offset bytes_msg
   mov
   int
          21h
   mov
           dx, offset func 5 mwait msg
   int
          21h
          ecx, func 5 ecx
   mov
          dx, offset supported_msg
                                       ; output supported string
   mov
   bt
          ecx, 0
                                         ; is enumeration of MWAIT extensions supported?
          printMwaitSupport
                                        ; jmp if yes
   jс
          dx, offset unsupported_msg ; output unsupported string
   mov
printMwaitSupport:
   int
          21h
   mov
           dx, offset func_5_mwait_intr_msg
           21h
   int
          dx, offset supported_msg ; output supported string
   mov
                                         ; is intr as break-event for MWAIT supported?
   bt.
          ecx, 0
   jс
          printMwaitIntr
                                         ; jmp if yes
          dx, offset unsupported msg
                                        ; output unsupported string
   mov
printMwaitIntr:
   int 21h
   mov
          esi, _func_5_edx
          cx, cx
                                         ; CX is counter, start at 0 to match starting at C0
   xor
loop_mwait_Cx:
                                         ; print string $ terminated service
           ah, 9
   mov
           dx, offset func_5_mwait_Cx_msg1
   mov
          al, cl
   mov
          bl, 1
                                         ; output byte
   call printDecimal
           dx, offset func_5_mwait_Cx_msg2
   mov
           21h
          ax, si
                                         ; get Cx value
          ax, 0Fh
                                         ; keep [3:0]
   and
          bl, 1
                                         ; output byte
   mov
   call printDecimal
          ax, 1
                                         ; sub-states <= 1?
   cmp
   jbe
          next mwait
                                         ; jmp if yes
   mov
          bx, offset func_5_mwait_CxE_msg ; output enhanced sub-state support
                                        ; convert counter to ASCII char
   add
          cl, 48
          byte ptr [bx+3], cl
                                        ; change CxE value in string
   mov
          cl, 48
                                         ; restore counter to index value
   mov
          dx, bx
          ah, 9
                                       ; print string $ terminated service
   mov
          21h
   int
```



```
next mwait:
  shr
       esi, 4
                               ; put next 4 bits into SI[3:0]
                               ; increment counter
  inc
       CX
                               ; have 5 iterations completed?
       cx, 5
  cmp
  jb
       loop mwait Cx
                               ; jmp if no
exit mwait:
  popad
  ret
printMwaitLeaf endp
; printThermalPowerMgmtLeaf - print Thermal and Power Management Leaf
; CPUID. (EAX=06h)
printThermalPowerMgmtLeaf proc
  pushad
        _max_func, 06h
  cmp
        exit ThermalPowerMgmt
  jb
; print CPUID.(EAX=06h):EBX
       ah, 9
  mov
                               ; print string $ terminated service
       dx, offset feature_6_ebx_msg
  mov
  int
      dx, offset feature 6 ebx 3 0 msg
  int
       21h
      eax, _func_6_ebx
  mov
  and
       eax, 0Fh
                              ; print [3:0]
       bl, 1
  mov
  call
       printDecimal
exit_ThermalPowerMgmt:
  popad
printThermalPowerMgmtLeaf endp
; printDCALeaf - print Direct Cache Access Leaf
; CPUID. (EAX=09h)
printDCALeaf proc
  pushad
        max func, 09h
  cmp
  jb
        exit DCA
                               ; print string $ terminated service
  mov
       ah, 9
        dx, offset func_9_msg
  mov
  int
        21h
  mov
        dx, offset DCA cap msg
  int
        21h
       eax, _func_9_eax
  mov
  call printDwordHex
exit DCA:
  popad
  ret
printDCALeaf endp
; printArchPerfMonLeaf - print Architecture Performance Monitoring Leaf
; CPUID. (EAX=0Ah)
```



```
printArchPerfMonLeaf proc
   pushad
           max func, 0Ah
   cmp
           exit ArchPerfMon
   jb
          ah, 9
                                        ; print string $ terminated service
          dx, offset func_A_msg
   mov
          21h
   int
           dx, offset archPerfMon_ver_msg
   mov
          eax, _func_A_eax
                                        ; copy value so bits can be rotated
           ecx, eax
          bl, 1
   mov
                                        ; output byte
   call printDecimal
          ah, 9
                                        ; print string $ terminated service
          dx, offset gp perfMon counter msg
   int
          21h
          ecx, 8
                                        ; next 8 bits
   ror
          al, cl
   mov
   call
          printDecimal
   mov
          ah, 9
                                        ; print string $ terminated service
   mov
          dx, offset bits_gp_counter_msg
          21h
   int
         ecx, 8
                                        ; next 8 bits
   ror
         al, cl
   call printDecimal
          ah, 9
                                        ; print string $ terminated service
   mov
          dx, offset ebx bit vector len msg
   mov
   int
          ecx, 8
                                        ; next 8 bits
          al, cl
   mov
   call printDecimal
   push
          si, offset archPerfMon_table
          cx, cl
                                        ; use Length of EBX Vector to Enumerate Events
   movzx
loop_ArchPerfMon:
                                        ; print string $ terminated service
   mov
           dx, word ptr [si].brand_entry.brand_string
   int
           ebp, byte ptr [si].brand_entry.brand_value
   movzx
          dx, offset available msg
   mov
           func A ebx, ebp
   jnc
   mov
          dx, offset not_available_msg
@@ ·
   int
           21h
           si, sizeof brand entry
   loop
          loop ArchPerfMon
           ecx
   pop
                                        ; next 8 bits
           ecx, 8
   ror
   cmp
           cl, 2
                                        ; is Version ID < 2?
           exit_ArchPerfMon
                                        ; jmp if yes
           dx, offset fixed_func_counter_msg
   mov
   int
           21h
           eax, func A edx
   and
          ax, 1Fh
          bl, 1
                                        ; output byte
   mov
   call printDecimal
```



```
; print string $ terminated service
          ah, 9
   mov
          dx, offset bits fixed func counter
   mov
          21h
         eax, _func_A_edx
   mov
         eax, 5
   shr
   call printDecimal
exit ArchPerfMon:
   popad
   ret
printArchPerfMonLeaf endp
; printExtendedTopologyLeaf - print Extended Topology Leaf
; CPUID. (EAX=0Bh)
printExtendedTopologyLeaf proc
   pushad
         _max_func, 0Bh
   cmp
         exit extTopology
   jb
   xor
       ebp, ebp
                                    ; start at Index 0
loop_extTopology:
   mov
        eax, 0Bh
   mov
          ecx, ebp
                                    ; set Index
   cpuid
   mov esi, eax
       esi, ebx
                                    ; is EAX=EBX=0?
   or
         exit_extTopology
   jz
                                    ; jmp if yes
         ebp, ebp
                                     ; is Index 0?
   or
         saveRegs_extTopology
   jnz
   push
         eax
   push edx
         ah, 9
                                    ; print string $ terminated service
         dx, offset cr_lf
   mov
         21h
   int
   pop
         edx
         eax
   pop
{\tt saveRegs\_extTopology:}
         edx
   push
         ecx
   push
   push ebx
   push eax
   mov
         ah, 9
                                    ; print string $ terminated service
          dx, offset func_B_msg
   mov
         21h
   mov
         eax, ebp
         bl, 4
   mov
                                    ; print leaf number
   call printDecimal
                                    ; print string $ terminated service
   mov
         ah, 9
   mov
         dx, offset colon msg
   int
         21h
         dx, offset cr lf
   mov
         21h
   int
   mov
         dx, offset x2apic_id_shr_msg
         21h
         eax
                                    ; restore EAX to print
   pop
         al, 1Fh
   and
        bl, 1
   mov
```



```
; print x2APIC ID bits
   call
         printDecimal
   mov
          ah, 9
                                       ; print string $ terminated service
   mov
          dx, offset cr_lf
          21h
   int
        dx, offset logical_proc_level_msg
   mov
   int
         21h
                                       ; restore EBX to print
   pop
        eax
        al, 1Fh
   and
         bl, 1
   mov
   call printDecimal
                                       ; print number of logical processors at level
          ah, 9
                                        ; print string $ terminated service
   mov
          dx, offset cr lf
   int
          21h
          dx, offset level_number_msg
   mov
         21h
   int.
                                       ; restore ECX to print
   gog
         ecx
   mov
        al, cl
         bl, 1
   mov
   call printDecimal
                                       ; print Level Number
   mov
          ah, 2
                                        ; print char service
          dl, ''
   mov
   int
          21h
         dl, '('
   mov
         21h
   int.
         ah, 9
                                       ; print string $ terminated service
   mov
   mov dx, offset thread msg
   or
        cl, cl
                                       ; is it level 0 (thread)?
         printLevelNumber
                                       ; jmp if yes
   jz
          dx, offset core msg
   mov
   cmp
                                       ; is it level 1 (core)?
          cl, 1
          printLevelNumber
                                       ; jmp if yes
   jе
   mov
          dx, offset package_msg
                                       ; level 2..n (package)
printLevelNumber:
   int
          21h
          ah, 2
                                       ; print char service
   mov dl, ')'
         21h
   int
          ah, 9
                                       ; print string $ terminated service
   mov
          dx, offset cr lf
   mov
          21h
          dx, offset level_type_msg
   mov
         21h
   int
   mov
          al, ch
        bl, 1
   mov
   call printDecimal
                                      ; print Level Type
          ah, 2
   mov
                                        ; print char service
          dl, ''
   mov
          21h
   int.
          dl, '('
   mov
   int
          21h
          ah, 9
   mov
                                        ; print string $ terminated service
          dx, offset invalid_msg
   mov
         ch, ch
   or
         printLevelType
   jz
   mov dx, offset smt_msg
   cmp
         ch, 1
         printLevelType
   jе
          dx, offset core_msg
   mov
          ch, 2
   cmp
          printLevelType
        dx, offset reserved_msg
   mov
printLevelType:
```



```
int
         21h
         ah, 2
                                    ; print char service
   mov
         dl, ')'
         21h
   int
         ah, 9
                                     ; print string $ terminated service
   mov
       dx, offset cr lf
   mov
        21h
   mov dx, offset x2apic_id_msg
   int
        21h
         eax
                                     ; restore EDX to print
   pop
         bl, 4
   mov
   call printDecimal
                                    ; print x2APIC ID for current logical processor
   inc
          ebp
                                     ; next Index
         loop_extTopology
   jmp
exit extTopology:
   popad
   ret
printExtendedTopologyLeaf endp
; printCpuExtendedStateLeaf - print CPU Extended State Leaf
; CPUID. (EAX=0Dh)
printCpuExtendedStateLeaf proc
   pushad
         max func, 0Dh
   cmp
        exit cpuExtState
   jb
         ah, 9
                                     ; print string $ terminated service
         dx, offset func D mainLeaf msg
   mov
   int
         21h
         dx, offset func D mainLeaf eax msg
   mov
        21h
       eax, 0Dh
   mov
         ecx, ecx
   xor
                                    ; set to Index 0
   cpuid
   push
          ecx
   push
          ebx
          edx
   push
         bl, 32
   mov
   call printBinary
                                     ; print returned EAX
         ah, 9
                                     ; print string $ terminated service
         dx, offset func_D_mainLeaf_edx_msg
   mov
         21h
   int
                                     ; restore EDX to print
         eax
   pop
          printBinary
                                     ; print returned EDX
   call
          ah, 9
                                     ; print string $ terminated service
          dx, offset func_D_mainLeaf_ebx_msg
   mov
         21h
   int.
   mov
       bl, 4
         eax
                                    ; restore EBX to print
   gog
   call printDecimal
                                    ; print returned EBX
                                    ; print string $ terminated service
   mov
         ah, 9
          dx, offset bytes_msg
   mov
   int
         dx, offset func D mainLeaf ecx msg
   int
         21h
                                     ; restore ECX to print
   pop
         eax
   call printDecimal
                                     ; print returned ECX
```



```
ah, 9
                                           ; print string $ terminated service
   mov
           dx, offset bytes msg
   mov
           21h
           eax, 0Dh
   mov
           ecx, 1
                                           ; set to Index 1
   mov
   cpuid
                                           ; save CPUID returned EAX
   mov
           ebp, eax
           ah, 9
                                           ; print string $ terminated service
   mov
           dx, offset func_D_subLeaf_msg
   mov
           eax, 1
   mov
           bl, 4
   call
           printDecimal
                                           ; print string $ terminated service
           ah, 9
   mov
   mov
          dx, offset colon msq
   int
          21h
                                           ; print string $ terminated service
   mov
          ah, 9
           dx, offset func_D_xsaveopt_msg
   mov
   int
           21h
   mov
           dx, offset supported_msg
                                           ; output supported string
   bt
           ebp, 0
                                           ; is XSAVEOPT instruction supported?
           printXsaveoptSupport
   jс
           dx, offset unsupported_msg ; output unsupported string
   mov
printXsaveoptSupport:
          21h
           ebp, 2
                                           ; start at Index 2
   mov
loop_cpuExtState:
   mov
           eax, 0Dh
   mov
           ecx, ebp
                                          ; set Index
   cpuid
           eax, eax
                                          ; is leaf invalid (0)?
   or
                                           ; jmp if yes
          exit cpuExtState
   jΖ
   push
           ebx
   push
           eax
           ah, 9
   mov
                                           ; print string $ terminated service
           dx, offset func D subLeaf msg
   mov
           21h
           eax, ebp
   mov
          bl, 4
   mov
   call
          printDecimal
                                           ; print string $ terminated service
           ah, 9
          dx, offset colon msg
   int
           21h
           dx, offset func_D_subLeaf_eax_msg
   mov
           21h
   int.
   pop
           eax
   call
           printDecimal
   mov
           ah, 9
                                           ; print string $ terminated service
           dx, offset bytes_msg
   mov
   int
           21h
   mov
           dx, offset func_D_subLeaf_ebx_msg
   int
           21h
   pop
           eax
           printDecimal
   call
   inc
           ebp
                                         ; next Index
           loop cpuExtState
exit_cpuExtState:
   popad
```



```
ret
printCpuExtendedStateLeaf endp
```

```
; printExtendedL2CacheLeaf - print Extended L2 Cache Leaf
; CPUID. (EAX=80000006h)
printExtendedL2CacheLeaf proc
   pushad
         _max_ext_func, 80000006h
   amp
         exit extLeaf6
   jb
         ah, 9
                                    ; print string $ terminated service
       dx, offset func_ext6_msg
   mov.
         21h
   int
       dx, offset func_ext6_L2Size_msg
   mov
   int
        21h
         eax, _ext_func_6_ecx
eax, 16
   mov
   shr
   mov
         bl, 2
         printDecimal
   call
         ah, 9
                                    ; print string $ terminated service
   mov
         dx, offset kbytes_msg
   mov
   int
         21h
   mov
       ah, 9
                                    ; print string $ terminated service
         dx, offset func ext6 Assoc msg
   mov
   int
         21h
   mov
         ebx, _ext_func_6_ecx
   shr
         ebx, 4
                                    ; put Associativity value in BH [3:0]
         bh, 0Fh
   and
checkAssoc0:
        bh, bh
                                    ; does Associativity=0?
  or
        checkAssoc1
                                    ; jmp if no
   jnz
   mov dx, offset disabled_msg
   jmp done checkAssoc
checkAssoc1:
                                    ; does Associativity=1?
   cmp bh, 1
         checkAssoc2
                                    ; jmp if no
   jne
         dx, offset direct_mapped_msg
   mov
       done_checkAssoc
   jmp
checkAssoc2:
       dx, offset way_msg
   cmp bh, 2
                                    ; does Associativity=2?
   jne checkAssoc4
                                    ; jmp if no
         eax, 2
   mov
                                    ; 2-way
         bl, 1
   mov
   call printDecimal
   jmp
         done checkAssoc
checkAssoc4:
        bh, 4
                                    ; does Associativity=4?
   cmp
                                    ; jmp if no
        checkAssoc6
   ine
   mov eax, 4
                                    ; 4-way
   mov bl, 1
   call printDecimal
   jmp done_checkAssoc
checkAssoc6:
   cmp
        bh, 6
                                    ; does Associativity=6?
   jne
         checkAssoc8
                                    ; jmp if no
         ah, 9
                                    ; print string $ terminated service
   mov
   mov eax, 8
                                     ; 8-way
```



```
bl, 1
   mov
   call
        printDecimal
   jmp
         done_checkAssoc
checkAssoc8:
                                    ; does Associativity=8?
  cmp bh, 8
       checkAssocF
                                    ; jmp if no
   jne
        eax, 16
                                    ; 16-way
       bl, 1
   mov
  call printDecimal
  jmp
         done checkAssoc
checkAssocF:
  cmp bh, 0Fh
                                    ; does Associativity=0Fh?
         checkAssocDefault
   jne
                                    ; jmp if no
   mov dx, offset full_msg
  jmp done_checkAssoc
checkAssocDefault:
  mov dx, offset reserved msg
done_checkAssoc:
  mov
       ah, 9
                                   ; print string $ terminated service
         21h
   int
       dx, offset func_ext6_LineSize_msg
21h
   mov
   int
       eax, _ext_func_6_ecx
   mov
   and eax, OFFh
   mov
       bl, 2
   call printDecimal
         ah, 9
                                    ; print string $ terminated service
   mov
         dx, offset bytes msg
   mov
   int
exit_extLeaf6:
   popad
   ret
printExtendedL2CacheLeaf endp
; printExtendedPAVASizeLeaf - print Address Bits Leaf
; CPUID. (EAX=80000008h)
printExtendedPAVASizeLeaf proc
   pushad
         _max_ext_func, 80000008h
   cmp
        exit extLeaf8
   jb
                                    ; print string $ terminated service
   mov
       ah, 9
       dx, offset func_ext8_msg
   mov
         21h
   int
         dx, offset func_ext8_PA_bits_msg
   int
         21h
         ebp, _ext_func_8_eax
   mov
         eax, ebp
   mov
   and
         eax, 0FFh
   mov
         bl, 2
   call printDecimal
                                    ; print string $ terminated service
   mov
         ah, 9
         dx, offset func ext8 VA bits msg
   int
         21h
         eax, ebp
   mov
   shr
         eax, 8
```



```
eax, 0FFh
               and
               mov
                                            bl, 2
               call
                                           printDecimal
exit extLeaf8:
               popad
               ret
printExtendedPAVASizeLeaf endp
 8086
 ; printProcessorIdentification
 ; CPUID. (EAX=01h)
 ; CPUID. (EAX=80000002h)
 ; CPUID. (EAX=80000003h)
 ; CPUID. (EAX=80000004h)
; Input: none
; This procedure prints the appropriate CPUID string and numeric processor
 ; presence status. If the CPUID instruction was used, this procedure prints the
; CPUID processor identification info.
; No registers are preserved by this procedure. % \left( 1\right) =\left( 1\right) \left( 1\right
printProcessorIdentification proc
                                   _cpuid_flag, 1
                                                                                                                                                                   ; if set to 1, processor
                                                                                                                                                                     ; supports CPUID instruction
                                                                                                                                                                        ; print detailed CPUID info
                                      print cpuid data
               jе
                                            ah, 9
                                                                                                                                                                        ; print string $ terminated service
                                            dx, offset id_msg
                                                                                                                                                                          ; print initial message
               mov
                                              21h
               int.
print 86:
                                            _cpu_type, 0
               cmp
               jne
                                        print_286
                                           ah, 9
               mov
                                                                                                                                                                     ; print string $ terminated service
               mov
                                            dx, offset cp_8086
                                              21h
               int
                                              _fpu_type, 0
               cmp
                                              exit_printProcessorIdentification
               jе
                                           ah, 9
                                                                                                                                                                        ; print string $ terminated service
               mov
               mov
                                           dx, offset fp 8087
                                        21h
                                           exit_printProcessorIdentification
               jmp
print_286:
                                              _cpu_type, 2
               cmp
               jne
                                              print 386
                                              ah, 9
               mov
                                                                                                                                                                   ; print string $ terminated service
                                              dx, offset cp_286
               mov
               int
                                           21h
               cmp
                                              fpu type, 0
               jе
                                              exit_printProcessorIdentification
print_287:
                                                                                                                                                            ; print string $ terminated service
               mov
                                              ah, 9
                                              dx, offset fp_287
               mov
               int.
                                              21h
                                              \verb"exit_printProcessorIdentification"
               jmp
```



```
print 386:
           _cpu_type, 3
    cmp
    jne
           print_486
           ah, 9
                                           ; print string $ terminated service
    mov
           dx, offset cp_386
   mov
   int
          21h
    cmp
           fpu type, 0
          exit_printProcessorIdentification
    jе
           _fpu_type, 2
    cmp
           print_287
    jе
           ah, 9
                                          ; print string $ terminated service
    mov
           dx, offset fp 387
    int
           21h
           \verb"exit_printProcessorIdentification"
    jmp
print 486:
           _cpu_type, 4
    cmp
                                          ; Intel processors will have
    jne
           print_unknown
           dx, offset cp_486sx
                                         ; CPUID instruction
    mov
           _fpu_type, 0
    cmp
    jе
           print 486sx
    mov
           dx, offset cp 486
print_486sx:
   mov
         ah, 9
                                           ; print string $ terminated service
    int
          21h
    jmp
          exit_printProcessorIdentification
print_unknown:
   mov
        dx, offset unknown_msg
           print 486sx
    jmp
print_cpuid_data:
.486
                                           ; print string $ terminated service
           dx, offset document_msg
           21h
   int
           dx, offset cr lf
   mov
    int
           21h
    int
           21h
           dx, offset id msg
    mov
                                           ; print initial message
           21h
   int
           intel CPU, 1
                                           ; check for Genuine Intel processor
    cmp
          not GenuineIntel
    jne
           ah, 9
                                           ; print string $ terminated service
    mov
           dx, offset GenuineIntel_msg
    mov
           21h
    int
           di, offset brand string
    mov
                                           ; brand string supported?
           byte ptr [di], 0
    cmp
           print_brand_id
    jе
   mov
           cx, 47
                                           ; brand string length -1 for null terminator
skip_spaces:
         byte ptr [di], ' '
    cmp
                                          ; skip leading space chars
           print_brand_string
    jne
    inc
           di
   loop
           skip spaces
print_brand_string:
         cx, 0
                                           ; Nothing to print
    cmp
```



```
print brand id
   jе
           byte ptr [di], 0
   jе
           print_brand_id
          ah, 9
                                          ; print string $ terminated service
   mov
        dx, offset BrandString msg
   mov
           21h
                                          ; print char service
   mov
           ah, 2
print brand char:
           dl, [di]
                                          ; print up to the max chars
   mov
   int
           21h
   inc
           di
          byte ptr [di], 0
   cmp
          print_cpu_signature
   je
   loop print brand char
          print cpu signature
   jmp
print_brand_id:
        _cpu_type, 6
   cmp
   jb
           print_486_type
         print_pentiumiiimodel8_type
   jа
          eax, dword ptr cpu signature
   mov
          eax, 4
   shr
   and
        al, 0Fh
        al, 8
        print_pentiumiiimodel8_type
print_486_type:
          _cpu_type, 4
                                          ; if 4, print 80486 processor
   cmp
           print pentium type
           eax, dword ptr _cpu_signature
   mov
          eax, 4
   shr
          eax, 0Fh
                                          ; isolate model
   and
        dx, intel 486 0[eax*2]
        print_common
   jmp
print pentium type:
        _cpu_type, 5
                                          ; if 5, print Pentium processor
   cmp
           print pentiumpro type
   jne
          dx, offset pentium msg
   mov
          print_common
   jmp
print pentiumpro type:
          _cpu_type, 6
                                          ; if 6 & model 1, print Pentium Pro processor
          print unknown type
          eax, dword ptr _cpu_signature
   mov
          eax, 4
   shr
           eax, 0Fh
                                          ; isolate model
   and
           eax, 3
           print_pentiumiimodel3_type
   jge
           eax, 1
   cmp
        print unknown type
                                          ; incorrect model number = 2
   ine
          dx, offset pentiumpro_msg
   mov
   jmp
           print_common
print_pentiumiimodel3_type:
           eax, 3
                                          ; if 6 & model 3, Pentium II processor, model 3
   cmp
   jne
           print pentiumiimodel5 type
   mov
           dx, offset pentiumii_m3_msg
          print_common
   jmp
```



```
print pentiumiimodel5 type:
          eax, 5
                                           ; if 6 & model 5, either Pentium
   cmp
                                           ; II processor, model 5, Pentium II
                                           ; Xeon processor or Intel Celeron
                                           ; processor, model 5
   jе
           celeron xeon detect
                                           ; If model 7 check cache descriptors
   cmp
            eax, 7
                                           ; to determine Pentium III or Pentium III Xeon
   jne
            print celeronmodel6 type
celeron xeon detect:
; Is it Pentium II processor, model 5, Pentium II Xeon processor, Intel Celeron processor,
; Pentium III processor or Pentium III Xeon processor.
           eax, dword ptr _cache_eax
   rol
           eax, 8
   mov
          cx, 3
celeron_detect_eax:
   cmp
           al, 40h
                                           ; Is it no L2
           print_celeron_type
   jе
          al, 44h
   cmp
                                           ; Is L2 >= 1M
          print pentiumiixeon type
   jae
   rol
          eax, 8
   loop celeron detect eax
          eax, dword ptr _cache_ebx
   mov
           cx, 4
   mov
celeron detect ebx:
   cmp al, 40h
                                           ; Is it no L2
           print_celeron_type
   jе
          al, 44h
                                           ; Is L2 >= 1M
   cmp
        print pentiumiixeon type
   jae
   rol
          eax, 8
           celeron_detect_ebx
   loop
           eax, dword ptr cache ecx
   mov
   mov
           cx, 4
celeron_detect_ecx:
          al, 40h
                                           ; Is it no L2
   cmp
           print_celeron_type
   jе
                                           ; Is L2 >= 1M
          al, 44h
         print_pentiumiixeon_type
   jae
   rol
           eax, 8
   loop
           celeron detect ecx
           eax, dword ptr _cache_edx
   mov
           cx, 4
   mov
celeron detect edx:
   cmp al, 40h
                                           ; Is it no L2
           print_celeron_type
   jе
          al, 44h
                                           ; Is L2 >= 1M
   cmp
          print pentiumiixeon type
   rol
          eax, 8
   loop celeron_detect_edx
```



```
dx, offset pentiumiixeon m5 msg
           eax, dword ptr _cpu_signature
           eax, 4
   shr
           eax, 0Fh
                                           ; isolate model
   and
   cmp
          eax, 5
          print common
   jе
          dx, offset pentiumiii_m7_msg
   mov
   jmp print_common
print celeron_type:
           dx, offset celeron msg
           print common
   jmp
print_pentiumiixeon_type:
          dx, offset pentiumiixeon msq
           ax, word ptr cpu signature
   shr
        ax, 4
          eax, 0Fh
                                           ; isolate model
   and
   cmp
          eax, 5
           print common
   iе
           dx, offset pentiumiiixeon m7 msg
          print common
   jmp
print celeronmodel6 type:
           eax, 6
                                           ; if 6 & model 6, print Intel
                                           ; Celeron processor, model 6
           print pentiumiiimodel8 type
   jne
           dx, offset celeron m6 msg
   mov
           print_common
   jmp
print pentiumiiimodel8 type:
                                           ; Pentium III processor, model 8, or
   cmp
           eax, 8
                                           ; Pentium III Xeon processor, model 8
           print unknown type
           eax, dword ptr _func_1_ebx
   mov
           al, al
                                           ; Is brand id supported?
   or
           print unknown type
   jz
           di, offset brand table
                                           ; Setup pointer to brand_id table
   mov
           cx, brand_table_count
                                           ; Get maximum entry count
   mov
next brand:
           al, byte ptr [di]
                                          ; Is this the brand reported by the processor
   cmp
           brand found
   add
           di, sizeof brand_entry
                                         ; Point to next Brand Defined
           next brand
                                           ; Check next brand if the table is not exhausted
   loop
   jmp
           print unknown type
brand_found:
   mov
           eax, dword ptr _cpu_signature
           eax, 06B1h
                                           ; Check for Pentium III, model B, stepping 1
           not b1 celeron
           dx, offset celeron_brand
                                           ; Assume this is a the special case (see Table 9)
   mov
           byte ptr[di], 3
                                           ; Is this a B1 Celeron?
   cmp
           print common
not b1 celeron:
         eax, 0F13h
   cmp
```



```
jae
           not_xeon_mp
   mov
           dx, offset xeon_mp_brand ; Early "Intel(R) Xeon(R) processor MP"?
          byte ptr [di], OBh
   cmp
           print common
   jе
          dx, offset xeon brand
                                     ; Early "Intel(R) Xeon(R) processor"?
          byte ptr[di], 0Eh
   cmp
           print_common
   jе
not xeon mp:
        dx, word ptr [di+1]
                                        ; Load DX with the offset of the brand string
   jmp
           print common
print_unknown_type:
        dx, offset unknown_msg
                                         ; if neither, print unknown
   mov
print common:
   mov
                                         ; print string $ terminated service
        ah, 9
           21h
   int
; print family, model, and stepping
print cpu signature:
          ah, 9
                                          ; print string $ terminated service
   mov
   mov
          dx, offset signature msg
   int
          21h
   mov eax, dword ptr _cpu_signature
          ebp, eax
                                          ; save CPU signature
   mov
   call
         printDwordHex
           ah, 9
                                          ; print string $ terminated service
          dx, offset family msg
   mov
          21h
   int.
          ebx, ebp
   mov
          eax, ebp
          eax, 16
                                         ; put Ext Family in [11:4]
          eax, 0FF0h
   and
          ebx, 8
                                         ; put Family in [3:0]
   shr
          bl, 0Fh
   and
                                         ; mask Family
           al, bl
                                         ; combine Family and Ext Family
   or
          bl, 3
                                          ; print 3 hex digits
   mov
          printHex
                                          ; print Ext Family and Family
   call
          ah, 9
                                          ; print string $ terminated service
          dx, offset model msg
           21h
   int
           ebx, ebp
   mov
           eax, ebp
   mov
           eax, 12
                                         ; put Ext Model in [7:4]
   shr
   and
           eax, 0F0h
           ebx, 4
                                          ; put Model in [3:0]
   shr
          bl, OFh
                                          ; mask Model
   and
                                          ; combine Model and Ext Model
   or
          al, bl
   mov
          bl, 2
                                         ; print 2 hex digits
   call printHex
                                         ; print Ext Model and Model
           ah, 9
                                          ; print string $ terminated service
   mov
   mov
           dx, offset stepping msg
   int
           21h
   mov
           eax, ebp
          eax, 0Fh
   and
          bl, 1
                                          ; print 1 hex digit
   mov
```



```
call
        printHex
                                    ; print Stepping
print_upgrade:
         eax, dword ptr _cpu_signature
   mov
                                     ; check for turbo upgrade
   test
         ax, 1000h
        check dp
   jΖ
       ah, 9
                                    ; print string $ terminated service
   mov
   mov
       dx, offset turbo_msg
   int
       21h
         exit printProcessorIdentification
   jmp
check dp:
         ax, 2000h
   test
                                    ; check for dual processor
         \verb"exit_printProcessorIdentification"
   jz
                                    ; print string $ terminated service
         ah, 9
   mov
   mov
       dx, offset dp_msg
   int
       21h
   jmp exit_printProcessorIdentification
not GenuineIntel:
   mov
         ah, 9
                                    ; print string $ terminated service
   mov
          dx, offset not intel
   int
         21h
exit printProcessorIdentification:
printProcessorIdentification endp
; printCPUIDInfo - print CPUID Info
printCPUIDInfo proc
   cmp
       _cpuid_flag, 1
                                    ; if set to 1, processor
         exit_printCPUIDInfo
                                    ; supports CPUID instruction
   jne
   call printMaxFunctions
   call printFeatures
   call print01hLeaf
   call printDCPLeaf
   call printMwaitLeaf call printThermalPow
         printThermalPowerMgmtLeaf
   call
         printDCALeaf
   call printArchPerfMonLeaf
   call printExtendedTopologyLeaf
   call printCpuExtendedStateLeaf
   call printExtendedL2CacheLeaf
   call printExtendedPAVASizeLeaf
exit printCPUIDInfo:
printCPUIDInfo endp
   end
           start
```



Example 10-3. Processor Identification Procedure in C Language

```
/* Filename: CPUID3.C
/* Copyright (c) Intel Corporation 1994-2011
/*
/* This program has been developed by Intel Corporation. Intel has */
/* various intellectual property rights which it may assert under
/* certain circumstances, such as if another manufacturer's
/* processor mis-identifies itself as being "GenuineIntel" when
/* the CPUID instruction is executed.
/*
/* Intel specifically disclaims all warranties, express or implied,
/* and all liability, including consequential and other indirect
/* damages, for the use of this program, including liability for
                                                              */
/* infringement of any proprietary rights, and including the
                                                              */
/* warranties of merchantability and fitness for a particular
/* purpose. Intel does not assume any responsibility for any
/* errors which may appear in this program nor any responsibility
/* to update it.
/*
/*********************
/*
/* This program contains three parts:
/* Part 1: Identifies CPU type in the variable cpu type:
/*
/* Part 2: Identifies FPU type in the variable fpu type:
/* Part 3: Prints out the appropriate messages.
/***********************************
/* If this code is compiled with no options specified and linked
/* with CPUID3A.ASM, it's assumed to correctly identify the
                                                              */
/* current Intel 8086/8088, 80286, 80386, 80486, Pentium(R),
                                                              */
/* Pentium(R) Pro, Pentium(R) II, Pentium(R) II Xeon(R),
/* Pentium(R) II Overdrive(R), Intel(R) Celeron(R), Pentium(R) III, */
/* Pentium(R) III Xeon(R), Pentium(R) 4, Intel(R) Xeon(R) DP and MP,*/
/* Intel(R) Core(TM), Intel(R) Core(TM)2, Intel(R) Core(TM) i7, and */
/* Intel(R) Atom(TM) processors when executed in real-address mode. */
/*
/* NOTE: This module is the application; CPUID3A.ASM is linked as
/*
   a support module.
/*
#ifndef U8
typedef unsigned char U8;
#endif
#ifndef U16
typedef unsigned short
                          U16;
#endif
#ifndef U32
typedef unsigned long
                         U32;
#endif
extern char cpu_type;
extern char fpu_type;
extern char cpuid flag;
extern char intel CPU;
extern U32 max_func;
extern char vendor_id[12];
extern U32 max_ext_func;
```

Program Examples



```
extern U32 cpu_signature;
extern U32 func_1_ebx;
extern U32 func_1_ecx;
extern U32 func_1_edx;
extern U32 func_5_eax;
extern U32 func 5 ebx;
extern U32 func_5_ecx;
extern U32 func_5_edx;
extern U32 func_6_eax;
extern U32 func_6_ebx;
extern U32 func_6_ecx;
extern U32 func_6_edx;
extern U32 func 9 eax;
extern U32 func 9 ebx;
extern U32 func_9_ecx;
extern U32 func_9_edx;
extern U32 func_A_eax;
extern U32 func_A_ebx;
extern U32 func A ecx;
extern U32 func_A_edx;
extern U32 cache eax;
extern U32 cache_ebx;
extern U32 cache_ecx;
extern U32 cache edx;
extern U32 dcp cache eax;
extern U32 dcp_cache_ebx;
extern U32 dcp_cache_ecx;
extern U32 dcp_cache_edx;
extern U32 ext_func_1_eax;
extern U32 ext_func_1_ebx;
extern U32 ext_func_1_ecx;
extern U32 ext_func_1_edx;
extern U32 ext_func_6_eax;
extern U32 ext_func_6_ebx;
extern U32 ext_func_6_ecx;
extern U32 ext func 6 edx;
extern U32 ext func 7 eax;
extern U32 ext_func_7_ebx;
extern U32 ext_func_7_ecx;
extern U32 ext_func_7_edx;
extern U32 ext_func_8_eax;
extern U32 ext_func_8_ebx;
extern U32 ext_func_8_ecx;
extern U32 ext_func_8_edx;
extern char brand string[48];
long cache temp;
long celeron flag;
long pentiumxeon_flag;
typedef struct
```



```
U32
           eax:
   U32
           ebx;
   1132
           ecx;
   1132
           edx:
} CPUID regs;
struct brand entry {
   U32 brand_value;
   char *brand string;
};
#define brand table count 20
struct brand entry brand table[brand table count] = {
   0x01, "Genuine Intel(R) Celeron(R) processor",
   0x02, "Genuine Intel(R) Pentium(R) III processor",
   0x03, "Genuine Intel(R) Pentium(R) III Xeon(R) processor",
   0x04, "Genuine Intel(R) Pentium(R) III processor",
   0x06, "Genuine Mobile Intel(R) Pentium(R) III Processor - M",
   0x07, "Genuine Mobile Intel(R) Celeron(R) processor",
   0x08, "Genuine Intel(R) Pentium(R) 4 processor",
   0x09, "Genuine Intel(R) Pentium(R) 4 processor",
   0x0A, "Genuine Intel(R) Celeron(R) processor",
   0x0B, "Genuine Intel(R) Xeon(R) processor",
   0x0C, "Genuine Intel(R) Xeon(R) Processor MP",
   0x0E, "Genuine Mobile Intel(R) Pentium(R) 4 Processor - M",
   0x0F, "Genuine Mobile Intel(R) Celeron(R) processor",
   0x11, "Mobile Genuine Intel(R) processor",
   0x12, "Genuine Mobile Intel(R) Celeron(R) M processor",
   0x13, "Genuine Mobile Intel(R) Celeron(R) processor",
   0x14, "Genuine Intel(R) Celeron(R) processor",
   0x15, "Mobile Genuine Intel(R) processor",
   0x16, "Genuine Intel(R) Pentium(R) M processor",
   0x17, "Genuine Mobile Intel(R) Celeron(R) processor",
};
// CPUID data documented per Software Developers Manual Vol 2A January 2011
char *document msg = "CPUID data documented in the Intel(R) 64 and IA-32 Software Developer
Manual" \
                     "\nVolume 2A Instruction Set A-M, January 2011 [doc #253666]" \
                     "\nhttp://www.intel.com/products/processor/manuals/index.htm";
struct feature_entry {
   U32 feature mask;
   char
           *feature string;
};
// CPUID.(EAX=01h):ECX Features
char *feature 1 ecx msg="\nCPUID.(EAX=01h):ECX Supported Features: ";
#define feature_1_ecx_table_count 27
struct feature_entry feature_1_ecx_table[feature_1_ecx_table_count] = {
   0x00000001, "SSE3",
                                     // [0]
                                       // [1]
   0x00000002, "PCLMULQDQ",
                                       // [2]
   0x00000004, "DTES64",
   0x00000008, "MONITOR",
                                       // [3]
                                       // [4]
   0x00000010, "DS-CPL",
   0x00000020, "VMX",
                                       // [5]
   0x00000040, "SMX",
                                       // [6]
   0x00000080, "EIST",
                                       // [7]
   0x00000100, "TM2",
                                      // [8]
   0x00000200, "SSSE3",
                                       // [9]
```



```
      0x00000400, "CNXT-ID",
      // [10]

      0x00001000, "FMA",
      // [12]

      0x00002000, "CMPXCHG16B",
      // [13]

      0x00004000, "XTPR",
      // [14]

      0x000020000, "PCDM",
      // [15]

      0x00020000, "PCID",
      // [18]

      0x00040000, "DCA",
      // [19]

      0x00100000, "SSE4.1",
      // [20]

      0x00200000, "SSE4.2",
      // [21]

      0x00200000, "X2APIC",
      // [22]

      0x00400000, "MOVBE",
      // [22]

      0x00800000, "POPCNT",
      // [23]

      0x01000000, "AES",
      // [25]

      0x04000000, "XSAVE",
      // [26]

      0x08000000, "OSXSAVE",
      // [27]

      0x10000000, "AVX",
      // [28]

};
// CPUID.(EAX=01h):EDX Features
char *feature 1 edx msg="\nCPUID.(EAX=01h):EDX Supported Features: ";
      #define feature 1 edx table count 29
struct feature entry feature 1 edx table[feature 1 edx table count] = {
};
// CPUID.(EAX=06h):EAX Features
char *feature 6 eax msg="\nCPUID.(EAX=06h):EAX Supported Features: ";
#define feature_6_eax_table_count 6
struct feature_entry feature_6_eax_table[feature_6_eax_table_count] = {
         0x00000001, "DIGTEMP", // [0]
0x00000002, "TRBOBST", // [1]
0x00000004, "ARAT", // [2]
0x00000010, "PLN", // [4]
```



```
// [5]
   0x00000020, "ECMD",
   0x00000040, "PTM",
                                     // [6]
};
// CPUID.(EAX=06h):ECX Features
char *feature 6 ecx msg="\nCPUID.(EAX=06h):ECX Supported Features: ";
#define feature 6 ecx table count 3
struct feature_entry feature_6_ecx_table[feature_6_ecx_table_count] = {
   0x0000001, "MPERF-APERF-MSR", // [0]
   0x00000001, ..__
                                    // [1]
   0x00000008, "ENERGY-EFF",
                                     // [3]
};
// CPUID.(EAX=80000001h):ECX Features
char *feature_ext1_ecx_msg="\nCPUID.(EAX=80000001h):ECX Supported Features: ";
#define feature ext1 ecx table count 1
struct feature entry feature ext1 ecx table [feature ext1 ecx table count] = {
   0x00000001, "LAHF-SAHF",
                                    // [0]
};
// CPUID.(EAX=80000001h):EDX Features
char *feature ext1 edx msg="\nCPUID.(EAX=80000001h):EDX Supported Features: ";
#define feature ext1 edx table count 5
struct feature_entry feature_ext1_edx_table[feature_ext1_edx_table_count] = {
   0x00000800, "SYSCALL",
                                     // [11]
   0x00100000, "XD",
                                     // [20]
                                     // [26]
   0x04000000, "1GB-PG",
   0x08000000, "RDTSCP",
                                     // [27]
   0x20000000, "EM64T",
                                     // [29]
};
// CPUID.(EAX=80000007h):EDX Features
char *feature_ext7_edx_msg="\nCPUID.(EAX=80000007h):EDX Supported Features: ";
#define feature ext7 edx table count 1
struct feature entry feature ext7 edx table [feature ext7 edx table count] = {
   0x00000100, "INVTSC",
                                    // [8]
};
#define archPerfMon table count 7
   Ox00000001, " Core Cycle event : ",
struct brand entry archPerfMon table[archPerfMon table count] = {
   0x00000004, " Reference Cycles event : ",
   0x00000008, " Last-Level Cache Reference event: ",
   0x00000010, " Last-Level Cache Misses event : ",
   0x00000020, " Branch Instruction Retired event: ",
   0x00000040, " Branch Mispredict Retired event : ",
};
// extern functions
extern void get_cpu_type();
extern void get fpu type();
extern void cpuidEx(U32 nEax, U32 nEcx, CPUID regs* pCpuidRegs);
// forward declarations
void printProcessorIdentification();
void
      printCPUIDInfo();
int main() {
   get_cpu_type();
   get fpu type();
```



```
printProcessorIdentification();
  printCPUIDInfo();
  return(0);
}
// Input: nValue - value to print
    nBits - # of bits in value (e.g. 4=nibble, 8=byte, 16=word, 32=dword)
//
//***************************
void printBinary(U32 nValue, int nBits) {
  int i;
  U32 mask;
  if (nBits > 32) return;
  mask = (U32) 1 << (nBits - 1);
  for (i = 0; i < nBits; i++, mask >>= 1) {
     printf("%c", nValue & mask ? '1' : '0');
  printf("b");
//***********************
// printMaxFunctions - print maximum CPUID functions
void printMaxFunctions() {
  printf("\n\nMaximum CPUID Standard and Extended Functions:");
  printf("\n CPUID.(EAX=00h):EAX: %02lXh", max func);
  printf("\n CPUID.(EAX=80000000h):EAX: %08lXh\n", max ext func);
// printFeaturesTable - print CPUID Features from specified leaf
void printFeaturesTable(U32 nCpuidInput, U32 nFeatures, struct feature_entry* pFeature, int
nCount, char *features msg) {
  int i;
  if (nCpuidInput < 0x80000000 && nCpuidInput > max func) return;
  if (nCpuidInput >= 0x80000000 && nCpuidInput > max ext func) return;
  printf("%s%08lXh", features msg, nFeatures);
  if (nFeatures == 0) return;
  printf("\n ");
  for (i = 0; i < nCount; i++, pFeature++) {
     if (nFeatures & pFeature->feature mask) {
        printf("%s ", pFeature->feature string);
  }
}
// printFeatures - print CPUID features
//****************************
void printFeatures() {
  printFeaturesTable(1, func 1 ecx, &feature 1 ecx table[0], feature 1 ecx table count,
feature_1_ecx_msg);
  // Fast System Call had a different meaning on some processors, so check CPU signature.
   if (func 1 edx & ((U32) 1 << 11)) {
     // If Type=6 and Model < 33h then Fast System Call feature not truly present, so clear
feature bit.
```



```
if ((cpu type == 6) && ((cpu signature & 0xFF) < 0x33))
                    func 1 edx &= ~((U32) 1 << 11);
       // HTT can be fused off even when feature flag reports HTT supported, so perform additional
checks.
      if (func_1_edx & ((U32) 1 << 28)) {
            // If Logical Processor Count / Core Count < 2 then HTT feature not truly present, so clear
feature bit.
            if ((((func 1 ebx >> 16) & 0x0FF) / (((dcp cache eax >> 26) & 0x3F) + 1) < 2))
                    func_1_edx &= ~((U32) 1 << 28);</pre>
      }
      printFeaturesTable(1, func 1 edx, &feature 1 edx table[0], feature 1 edx table count,
feature_1_edx_msg);
      printFeaturesTable(6, func 6 eax, &feature 6 eax table[0], feature 6 eax table count,
feature_6_eax_msg);
      printFeaturesTable(6, func 6 ecx, &feature 6 ecx table[0], feature 6 ecx table count,
feature 6 ecx msq);
      printFeaturesTable(0x80000001, ext func 1 ecx, &feature ext1 ecx table[0],
feature ext1 ecx table count, feature ext1 ecx msg);
      printFeaturesTable(0x80000001, ext_func_1_edx, &feature_ext1_edx_table[0],
feature ext1 edx table count, feature ext1 edx msg);
      printFeaturesTable(0x80000007, ext_func_7_edx, &feature_ext7_edx_table[0],
feature ext7 edx table count, feature ext7 edx msg);
// print01hLeaf - print 01h Leaf
// CPUID.(EAX=01h)
//********
                                         **************
void print01hLeaf() {
      if (max_func < 0x1) return;</pre>
      printf("\n\nCPUID.(EAX=01h) Leaf:");
      printf("\n Brand Index : %d", func 1 ebx & 0xFF);
      printf("\n CLFLUSH Line Size: %d bytes", ((func 1 ebx >> 8) & 0xFF) * 8);
     printf("\n Max Addressable IDs for logical processors in physical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical processors in physical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical processors in physical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical processors in physical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical processors in physical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical processors in physical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical processors in physical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical processors in physical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical processors in physical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical processors in physical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical package: $d", (func_1\_ebx >> 1) and the printf("\n Max Addressable IDs for logical package: $d", (func_1\_ebx >>
16) & 0xFF);
      printf("\n Initial APIC ID : %02Xh", (func 1 ebx >> 24) & 0xFF);
//***************************
// printDCPLeaf - print Deterministic Cache Parameters Leaf
// CPUID. (EAX=04h)
void printDCPLeaf() {
      CPUID_regs regs;
      113.2
                      cacheSize:
      U32
                       ecxIndex = 0:
      if (max func < 0x4) return;
      cpuidEx(0x4, ecxIndex, &regs);
      if ((regs.eax & 0x1F) == 0) return;
      printf("\n");
      while (1) {
             cpuidEx(0x4, ecxIndex, &regs);
             if ((regs.eax & 0x1F) == 0) break;
             printf("\nCPUID.(EAX=04h) Deterministic Cache Parameters (DCP) Leaf n=%d:", ecxIndex);
             ecxIndex++;
             switch (regs.eax & 0x1F) {
                                                                Cache; "); break;
                    case 1: printf("\n Data
                    case 2: printf("\n Instruction Cache; "); break;
```



```
case 3: printf("\n Unified Cache; "); break;
          default: continue;
       printf("Level %d; ", (regs.eax >> 5) & 0x7);
                 Sets
                                LineSize
                                                       Partitions
                                                                                    Wavs
       cacheSize = (regs.ecx+1) * ((regs.ebx & 0xFFF)+1) * (((regs.ebx >> 12) & 0x3FF)+1) *
((regs.ebx >> 22)+1);
       printf("Size %lu KB", cacheSize >> 10);
       if ((regs.eax >> 8) & 0x1)
          printf("\n Self Initializing");
       if ((regs.eax >> 9) & 0x1)
          printf("\n Fully Associative");
      printf("\n Max # of addressable IDs for logical processors sharing this cache: %d", 1 +
((regs.eax >> 14) & 0xFFF));
      printf("\n Max # of addressable IDs for processor cores in physical package : %d", 1 +
((regs.eax >> 26) & 0x3F));
       if ((regs.edx >> 0) & 0x1)
\label{eq:printf}  \text{printf("\n} \qquad \text{WBINVD/INVD from threads sharing this cache acts upon lower level caches for threads sharing this cache");}
       else
                       WBINVD/INVD is not guaranteed to act upon lower level threads of non-
          printf("\n
originating threads sharing this cache");
       if ((regs.edx >> 1) & 0x1)
          printf("\n Cache is inclusive of lower cache levels");
       else
          printf("\n
                      Cache is not inclusive of lower cache levels");
       if ((reqs.edx >> 2) & 0x1)
          printf("\n Complex function is used to index the cache");
       else
          printf("\n Direct mapped cache");
   }
//********************************
// printMwaitLeaf - print Monitor/Mwait Leaf
// CPUID.(EAX=05h)
void printMwaitLeaf() {
   int i:
   int subStates;
   if (max func < 0x5) return;
   printf("\n\nCPUID.(EAX=05h) Monitor/MWAIT Leaf:");
   printf("\n Smallest monitor line size: %d bytes", func 5 eax & 0xFFFF);
   printf("\n Largest monitor line size: %d bytes", func 5 ebx & 0xFFFF);
   printf("\n Enumeration of Monitor-MWAIT extensions: %s", (func_5_ecx & 0x1) ? "Supported" :
"Unsupported");
   \label{eq:printf("n Interrupts as break-event for MWAIT: %s", (func_5_ecx \& 0x2) ? "Supported" :
"Unsupported");
   for (i = 0; i < 5; i++) {
       subStates = (func 5 edx >> (i*4)) & 0xF;
       printf("\n Number of C%d sub C-states supported using MWAIT: %d", i, subStates);
       if (subStates > 1)
          printf("; C%dE Supported", i);
   }
// printThermalPowerMgmtLeaf - print Thermal and Power Management Leaf
// CPUID.(EAX=06h)
void printThermalPowerMgmtLeaf() {
```



```
if (max func < 0x6) return;
   printf("\n\nCPUID.(EAX=06h) Thermal and Power Management Leaf: ");
   printf("\n Number of Interrupt Thresholds: %d", func 6 ebx & 0xF);
// printDCALeaf - print Direct Cache Access Leaf
// CPUID.(EAX=09h)
//***************************
void printDCALeaf() {
   if (max func < 0x9) return;
   printf("\n\nCPUID.(EAX=09h) Direct Cache Access Leaf:");
   printf("\n Value of MSR PLATFORM_DCA_CAP[31:0]: %08lXh", func_9_eax);
// printArchPerfMonLeaf - print Architecture Performance Monitoring Leaf
// CPUID.(EAX=0Ah)
void printArchPerfMonLeaf() {
   int i:
   if (max func < 0xA) return;
   printf("\n\nCPUID.(EAX=0Ah) Architecture Performance Monitoring Leaf:");
   printf("\n Version ID: %u", func A eax & 0xFF);
  printf("\n Number of General Purpose Counters per Logical Processor: %u", (func A eax >> 8) &
0xFF);
   printf("\n Bit Width of General Purpose Counters: %u", (func A eax >> 16) & 0xFF);
   printf("\n Length of EBX bit vector to enumerate events: %u", (func A eax >> 24) & 0xFF);
   for (i = 0; i < (func_A_eax >> 24) & 0xFF; i++) {
 printf("\n\$s\$sAvailable", archPerfMon\_table[i].brand\_string, (archPerfMon\_table[i].brand\_value & func\_A\_ebx) ? "Not " : ""); \\
   }
   if ((func A eax & 0xFF) > 1) {
      printf("\n Number of Fixed-Function Performance Counters: %u", func_A_edx & 0x1F);
      printf("\n Bit Width of Fixed-Function Performance Counters: %u", (func A edx >> 5) &
0xFF);
   }
//***************************
// printExtendedTopologyLeaf - print Extended Topology Leaf
// CPUID.(EAX=0Bh)
//***************************
void printExtendedTopologyLeaf() {
  CPUID_regs regs;
           ecxIndex = 0:
   if (max_func < 0xB) return;</pre>
   while (1) {
      cpuidEx(0xB, ecxIndex, &regs);
       if (regs.eax == 0 && regs.ebx == 0) break;
      if (ecxIndex == 0) printf("\n");
      printf("\nCPUID.(EAX=0Bh) Extended Topology Leaf n=%d:", ecxIndex);
      ecxIndex++;
      printf("\n x2APIC ID bits to shift right to get unique topology ID: %d", regs.eax &
```



```
0xFFFF);
       printf("\n Logical processors at this level type: %d", regs.ebx & 0xFFFF);
       printf("\n Level Number: %d ", regs.ecx & 0xFF);
       switch (regs.ecx & 0xFF) {
          case 0: printf("(Thread)"); break;
          case 1: printf("(Core)"); break;
          default: printf("(Package)"); break;
       printf("\n Level Type : %d ", (regs.ecx >> 8) & 0xFF);
       switch ((regs.ecx >> 8) & 0xFF) {
          case 0: printf("(Invalid"); break;
          case 1: printf("(SMT)"); break;
          case 2: printf("(Core)"); break;
          default: printf("(Reserved)"); break;
      printf("\n x2APIC ID : %lu", regs.edx);
   }
}
//****************************
// printCpuExtendedStateLeaf - print CPU Extended State Leaf
// CPUID.(EAX=0Dh)
void printCpuExtendedStateLeaf() {
   CPUID regs regs;
           ecxIndex = 0;
   if (max func < 0xD) return;
   cpuidEx(0xD, ecxIndex, &regs);
   printf("\n\nCPUID.(EAX=0Dh) Processor Extended State Enumeration Main Leaf n=0:");
   printf("\n Valid bit fields of XCR0[31: 0]: ");
   printBinary(regs.eax, 32);
   printf("\n Valid bit fields of XCR0[63:32]: ");
   printBinary(regs.edx, 32);
   printf("\n Max size required by enabled features in XCRO: %lu bytes", regs.ebx);
   printf("\n Max size required by XSAVE/XRSTOR for supported features: %lu bytes", regs.ecx);
   ecxIndex = 1;
   cpuidEx(0xD, ecxIndex, &regs);
   printf("\nCPUID.(EAX=0Dh) Processor Extended State Enumeration Sub-Leaf n=%lu:", ecxIndex);
   printf("\n XSAVEOPT instruction: %s", (regs.eax & 0x1) ? "Supported" : "Unsupported");
   ecxIndex = 2;
   while (1) {
       cpuidEx(0xD, ecxIndex, &regs);
       if (regs.eax == 0) break;
      printf("\nCPUID.(EAX=0Dh) Processor Extended State Enumeration Sub-Leaf n=%lu:", ecxIndex);
      printf("\n Size required for feature associated with sub-leaf: %lu bytes", regs.eax);
      printf("\n Offset of save area from start of XSAVE/XRSTOR area: %lu", regs.ebx);
      ecxIndex++;
   }
}
//***************************
// printExtendedL2CacheLeaf - print Extended L2 Cache Leaf
// CPUID.(EAX=80000006h)
void printExtendedL2CacheLeaf() {
   if (max_ext_func < 0x80000006) return;</pre>
```



```
printf("\n\nCPUID.(EAX=80000006h) Extended L2 Cache Features:");
   printf("\n L2 Cache Size: %lu KB", ext func 6 ecx >> 16);
   printf("\n L2 Cache Associativity: ");
   switch ((ext func 6 ecx >> 12) & 0xF) {
      case 0x0: printf("Disabled"); break;
      case 0x1: printf("Direct Mapped"); break;
      case 0x2: printf("2-way"); break;
      case 0x4: printf("4-way"); break;
      case 0x6: printf("8-way"); break;
      case 0x8: printf("16-way"); break;
      case 0xF: printf("Full"); break;
      default : printf("Reserved"); break;
   printf("\n L2 Cache Line Size: %lu bytes", ext func 6 ecx & 0xFF);
}
// printExtendedPAVASizeLeaf - print Address Bits Leaf
// CPUID.(EAX=80000008h)
//*********
                             **********
void printExtendedPAVASizeLeaf() {
   if (max ext func < 0x80000008) return;
   printf("\n\nCPUID.(EAX=80000008h) Physical and Virtual Address Sizes:");
   printf("\n Physical Address bits: %lu", ext_func_8_eax & 0xFF);
   printf("\n Virtual Address bits : %lu", (ext func 8 eax >> 8) & 0xFF);
// printCPUIDInfo - print CPUID Info
void printCPUIDInfo() {
   if (cpuid_flag == 0) return;
   printMaxFunctions();
   printFeatures();
   printO1hLeaf();
   printDCPLeaf();
   printMwaitLeaf();
   printThermalPowerMgmtLeaf();
   printDCALeaf();
   printArchPerfMonLeaf();
   printExtendedTopologyLeaf();
   printCpuExtendedStateLeaf();
   printExtendedL2CacheLeaf();
   printExtendedPAVASizeLeaf();
// printProcessorIdentification
// CPUID. (EAX=01h)
// CPUID. (EAX=80000002h)
// CPUID.(EAX=8000003h)
// CPUID. (EAX=80000004h)
// Input: none
//
// This procedure prints the appropriate CPUID string and numeric processor
// presence status. If the CPUID instruction was used, this procedure prints the
// CPUID processor identification info.
//***************************
void printProcessorIdentification() {
   int brand_index = 0;
   U16 family = 0;
```



```
U16 model = 0;
U16 stepping = 0;
if (cpuid flag == 0) {
   printf("\nThis processor: ");
   switch (cpu_type) {
   case 0:
        printf("8086/8088");
        if (fpu_type) printf(" and an 8087 math coprocessor");
        break:
    case 2:
        printf("80286");
        if (fpu type) printf(" and an 80287 math coprocessor");
        break:
    case 3:
        printf("80386");
        if (fpu type == 2)
           printf(" and an 80287 math coprocessor");
        else if (fpu_type)
           printf(" and an 80387 math coprocessor");
        break;
    case 4:
        if (fpu type)
           printf("80486DX or 80486DX2, or 80487SX math coprocessor");
           printf("80486SX");
        break;
   default:
       printf("unknown");
} else {
// using CPUID instruction
   printf("%s\n", document_msg);
   printf("\nThis processor: ");
    if (intel CPU) {
        printf("GenuineIntel ");
        if (brand_string[0]) {
            brand index = 0;
            while ((brand_string[brand_index] == ' ') && (brand_index < 48))</pre>
                brand index++;
            if (brand index != 48)
                printf("\n Brand String: %s", &brand_string[brand_index]);
        else if (cpu type == 4) {
            switch ((cpu signature >> 4) & 0xF) {
            case 0:
            case 1:
               printf("486(TM) DX");
               break;
            case 2:
                printf("486(TM) SX");
               break;
            case 3:
               printf("486(TM) DX2");
               break;
            case 4:
               printf("486(TM)");
                break;
            case 5:
                printf("486(TM) SX2");
               break;
            case 7:
```



```
printf("486(TM) DX2 Write-Back Enhanced");
        break;
    case 8:
        printf("486(TM) DX4");
       break:
    default:
        printf("486(TM)");
else if (cpu type == 5)
   printf("Pentium(R)");
else if ((cpu type == 6) && (((cpu signature >> 4) & 0xf) == 1))
   printf("Pentium(R) Pro");
else if ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 3))
   printf("Pentium(R) II Model 3");
else if (((cpu type == 6) && (((cpu signature >> 4) & 0xf) == 5)) ||
    ((cpu type == 6) && (((cpu signature >> 4) & 0xf) == 7))) {
    celeron_flag = 0;
    pentiumxeon_flag = 0;
    cache_temp = cache_eax & 0xFF000000;
    if (cache temp == 0x40000000)
        celeron flag = 1;
    if ((cache temp >= 0x44000000) && (cache temp <= 0x45000000))
       pentiumxeon_flag = 1;
    cache temp = cache eax & 0xFF0000;
    if (cache\_temp == 0x400000)
       celeron flag = 1;
    if ((cache temp >= 0x440000) && (cache temp <= 0x450000))
       pentiumxeon_flag = 1;
    cache_temp = cache_eax & 0xFF00;
    if (cache\_temp == 0x4000)
        celeron_flag = 1;
    if ((cache_temp >= 0x4400) && (cache_temp <= 0x4500))</pre>
        pentiumxeon flag = 1;
    cache temp = cache ebx & 0xFF000000;
    if (cache temp == 0x40000000)
        celeron flag = 1;
    if ((cache_temp >= 0x44000000) && (cache_temp <=0x45000000))</pre>
        pentiumxeon_flag = 1;
    cache temp = cache ebx & 0xFF0000;
    if (cache\_temp == 0x400000)
       celeron_flag = 1;
    if ((cache_temp >= 0x440000) && (cache_temp <= 0x450000))</pre>
        pentiumxeon flag = 1;
    cache_temp = cache_ebx & 0xFF00;
    if (cache\_temp == 0x4000)
        celeron flag = 1;
    if ((cache temp >= 0x4400) && (cache temp <= 0x4500))
        pentiumxeon_flag = 1;
    cache_temp = cache_ebx & 0xFF;
    if (cache\_temp == 0x40)
        celeron flag = 1;
    if ((cache_temp >= 0x44) && (cache_temp <= 0x45))</pre>
        pentiumxeon_flag = 1;
```



```
cache temp = cache ecx & 0xFF000000;
if (cache temp == 0x40000000)
    celeron_flag = 1;
if ((cache temp >= 0x44000000) && (cache temp <= 0x45000000))
   pentiumxeon flag = 1;
cache temp = cache ecx & 0xFF0000;
if (cache\_temp == 0x400000)
   celeron_flag = 1;
if ((cache temp >= 0x440000) && (cache temp <= 0x450000))
   pentiumxeon flag = 1;
cache temp = cache ecx & 0xFF00;
if (cache\_temp == 0x4000)
   celeron_flag = 1;
if ((cache temp >= 0x4400) && (cache temp <= 0x4500))
   pentiumxeon flag = 1;
cache_temp = cache_ecx & 0xFF;
if (cache temp == 0x40)
   celeron_flag = 1;
if ((cache temp >= 0x44) && (cache temp <= 0x45))
   pentiumxeon flag = 1;
cache temp = cache edx & 0xFF000000;
if (cache temp == 0x40000000)
   celeron_flag = 1;
if ((cache temp >= 0x44000000) && (cache temp <= 0x45000000))
   pentiumxeon flag = 1;
cache temp = cache edx & 0xFF0000;
if (cache\_temp == 0x400000)
   celeron_flag = 1;
if ((cache temp >= 0x440000) && (cache temp <= 0x450000))
   pentiumxeon_flag = 1;
cache temp = cache edx & 0xFF00;
if (cache\_temp == 0x4000)
   celeron_flag = 1;
if ((cache temp >= 0x4400) && (cache temp <= 0x4500))
   pentiumxeon_flag = 1;
cache_temp = cache_edx & 0xFF;
if (cache temp == 0x40)
   celeron flag = 1;
if ((cache temp >= 0x44) && (cache temp <= 0x45))
   pentiumxeon_flag = 1;
if (celeron flag == 1) {
   printf("Celeron(R) Model 5");
} else {
    if (pentiumxeon_flag == 1) {
       if (((cpu_signature >> 4) & 0x0f) == 5)
           printf("Pentium(R) II Xeon(R) Model 7");
           printf("Pentium(R) III Xeon(R) Model 7");
    } else {
        if (((cpu_signature >> 4) & 0x0f) == 5) {
            printf("Pentium(R) II Model 5 ");
            printf("or Pentium(R) II Xeon(R)");
        } else {
            printf("Pentium(R) III Model 7 ");
```



```
}
            }
        else if ((cpu type == 6) && (((cpu signature >> 4) & 0xf) == 6))
            printf("Celeron(R) Model 6");
        else if ((func_1_ebx & 0xff) != 0) {
            while ((brand_index < brand_table_count) &&</pre>
                ((func_1_ebx & 0xff) != brand_table[brand_index].brand_value))
                brand index++;
            if (brand index < brand table count) {
                if ((cpu_signature == 0x6B1) &&
                    (brand_table[brand_index].brand_value == 0x3))
                    printf("Celeron(R)");
                else if ((cpu signature < 0xF13) &&
                    (brand table[brand index].brand value == 0x0B))
                    printf("Xeon(R) MP");
                else if ((cpu_signature < 0xF13) &&
                    (brand table[brand index].brand value == 0x0E))
                    printf("Xeon(R)");
                    printf("%s", brand table[brand index].brand string);
            } else {
                printf("unknown Genuine Intel");
        } else {
            printf("unknown Genuine Intel");
        printf("\nProcessor Signature: %08lXh", cpu signature);
        family = ((cpu_signature >> 16) & 0xFF0) + ((cpu_signature >> 8) & 0xF);
        model = ((cpu_signature >> 12) & 0xF0) + ((cpu_signature >> 4) & 0xF);
        stepping = (cpu signature & 0xF);
        printf("\n Family Data: %03Xh", family);
        printf("\n Model Data : %02Xh", model);
        printf("\n Stepping : %Xh", stepping);
        if (cpu signature & 0x1000)
            printf("\nThe processor is an OverDrive(R) processor");
        else if (cpu_signature & 0x2000)
            printf("\nThe processor is the upgrade processor in a dual processor system");
        printf("at least an 80486 processor. ");
        printf("\nIt does not contain a Genuine Intel part, and as a result the");
        printf("\nCPUID information may not be detected.");
    }
}
```

printf("or Pentium(R) III Xeon(R) Model 7");



Example 10-4.Detecting Denormals-Are-Zero Support

```
; Filename: DAZDTECT.ASM
; Copyright (c) Intel Corporation 2001-2011
; This program has been developed by Intel Corporation. Intel
; has various intellectual property rights which it may assert
; under certain circumstances, such as if another
; manufacturer's processor mis-identifies itself as being
; "GenuineIntel" when the CPUID instruction is executed.
; Intel specifically disclaims all warranties, express or
; implied, and all liability, including consequential and other
; indirect damages, for the use of this program, including
; liability for infringement of any proprietary rights,
; and including the warranties of merchantability and fitness
; for a particular purpose. Intel does not assume any
; responsibility for any errors which may appear in this program
; nor any responsibility to update it.
; This example assumes the system has booted DOS.
; This program runs in real mode.
; This program performs the following steps to determine if the
; processor supports the SSE/SSE2 DAZ mode.
; Step 1. Execute the CPUID instruction with an input value of EAX=0 and
         ensure the vendor-ID string returned is "GenuineIntel".
; Step 2. Execute the CPUID instruction with EAX=1. This will load the
         EDX register with the feature flags.
; Step 3. Ensure that the FXSR feature flag (EDX bit 24) is set. This
         indicates the processor supports the FXSAVE and FXRSTOR
         instructions.
; Step 4. Ensure that the SSE feature flag (EDX bit 25) or the SSE2 feature
         flag (EDX bit 26) is set. This indicates that the processor supports
         at least one of the SSE/SSE2 instruction sets and its MXCSR control
         register.
; Step 5. Zero a 16-byte aligned, 512-byte area of memory.
         This is necessary since some implementations of FXSAVE do not
         modify reserved areas within the image.
; Step 6. Execute an FXSAVE into the cleared area.
; Step 7. Bytes 28-31 of the FXSAVE image are defined to contain the
         MXCSR_MASK. If this value is 0, then the processor's MXCSR_MASK
         is OxFFBF, otherwise MXCSR MASK is the value of this dword.
; Step 8. If bit 6 of the MXCSR_MASK is set, then DAZ is supported.
.DOSSEG
.MODEL small, c
.STACK
.DATA
```



```
buffer
                      db 512+16 DUP (0)
not intel
                      db "This is not an Genuine Intel processor.",13,10,"$"
noSSEorSSE2
                     db "Neither SSE or SSE2 extensions are supported.",13,10,"$"
no FXSAVE
                     db "FXSAVE not supported.",13,10,"$"
                db "DAZ bit in MXCSR_MASK is zero (clear).",13,10,"$"
daz mask clear
                     db "DAZ mode not supported.",13,10,"$"
no daz
                     db "DAZ mode supported.",13,10,"$"
supports daz
.CODE
.686p
.XMM
dazdtect PROC NEAR
                  ; Allow assembler to create code that
.STARTUP
                  ; initializes stack and data segment
                   ; registers
; Step 1.
; Verify Genuine Intel processor by checking CPUID generated vendor ID
   cpuid
           ebx, 'uneG'
   cmp
                                         ; Compare first 4 letters of Vendor ID
         notIntelprocessor
                                         ; Jump if not Genuine Intel processor
   jne
          edx, 'Ieni'
                                         ; Compare next 4 letters of Vendor ID
   amp
        notIntelprocessor
                                        ; Jump if not Genuine Intel processor
          ecx, 'letn'
                                        ; Compare last 4 letters of Vendor ID
          notIntelprocessor
                                        ; Jump if not Genuine Intel processor
   jne
; Step 2. Get CPU feature flags
; Step 3. Verify FXSAVE and either SSE or
; Step 4. SSE2 are supported
   mov
           eax, 1
   cpuid
          edx, 24
                                         ; Feature Flags Bit 24 is FXSAVE support
   bt
        noFxsave
                                         ; jump if FXSAVE not supported
   jnc
       edx, 25
                                        ; Feature Flags Bit 25 is SSE support
   ht
                                        ; jump if SSE is not supported
   jс
          sse_or_sse2_supported
                                         ; Feature Flags Bit 26 is SSE2 support
   bt
          edx, 26
          no sse sse2
                                         ; jump if SSE2 is not supported
   jnc
sse_or_sse2_supported:
   ; FXSAVE requires a 16-byte aligned buffer so get offset into buffer
        bx, offset buffer
                                         ; Get offset of the buffer into bx
        bx, 0FFF0h
   add
        bx, 16
                                         ; DI is aligned at 16-byte boundary
; Step 5. Clear the buffer that will be used for FXSAVE data
   push
   pop
           es
           di,bx
   mov
           ax, ax
   xor
          cx, 512/2
   mov
   cld
   rep
           stosw
                                         ; Fill at FXSAVE buffer with zeroes
; Step 6.
   fxsave [bx]
; Step 7.
           eax, DWORD PTR [bx][28t]
                                     ; Get MXCSR MASK
   mov
                                         ; Check for valid mask
   cmp
           eax, 0
```

Program Examples



```
check mxcsr mask
   jne
   mov
          eax, 0FFBFh
                                      ; Force use of default MXCSR MASK
check mxcsr mask:
; EAX contains MXCSR MASK from FXSAVE buffer or default mask
; Step 8.
                                        ; MXCSR_MASK Bit 6 is DAZ support
          eax, 6
   bt
                                        ; Jump if DAZ supported
   jс
          supported
          dx, offset daz mask clear
          notSupported
   jmp
supported:
          dx, offset supports_daz ; Indicate DAZ is supported.
   mov
        print
   jmp
notIntelProcessor:
   mov dx, offset not_intel ; Assume not an Intel processor
          print
   jmp
no sse sse2:
   mov dx, offset noSSEorSSE2 ; Setup error message assuming no SSE/SSE2
   jmp
          notSupported
noFxsave:
   mov
        dx, offset no_FXSAVE
notSupported:
        ah, 9
                                       ; Execute DOS print string function
   mov
   int
          21h
   mov
          dx, offset no_daz
print:
        ah, 9
                                        ; Execute DOS print string function
         21h
   int
exit:
   .EXIT
                ; Allow assembler to generate code
                  ; that returns control to DOS
   ret
dazdtect
          ENDP
   end
```



Example 10-5. Frequency Detection Procedure

```
; Filename: FREQUENC.ASM
; Copyright (c) Intel Corporation 2003-2011
; This program has been developed by Intel Corporation.
; Intel specifically disclaims all warranties, express or
; implied, and all liability, including consequential and other
; indirect damages, for the use of this program, including
; liability for infringement of any proprietary rights,
; and including the warranties of merchantability and fitness
; for a particular purpose. Intel does not assume any
; responsibility for any errors which may appear in this program
; nor any responsibility to update it.
; ********************
; This program performs the following steps to determine the
; processor frequency.
; Step 1. Execute the CPUID instruction with EAX=0 and ensure
         the Vendor ID string returned is "GenuineIntel".
; Step 2. Execute the CPUID instruction with EAX=1 to load EDX
        with the feature flags.
; Step 3. Ensure that the TSC feature flag (EDX bit 4) is set.
          This indicates the processor supports the Time Stamp
         Counter and RDTSC instruction.
; Step 4. Verify that CPUID with EAX=6 is supported by checking
        the maximum CPUID input returned with EAX=0 in EAX.
; Step 5. Execute the CPUID instruction with EAX=6 to load ECX
         with the feature flags.
; Step 6. Ensure that the MPERF/APERF feature flag (ECX bit 0)
         is set. This indicates the processor supports the
          MPERF and APERF MSRs.
; Step 7. Zero the MPERF and APERF MSRs.
; Step 8. Read the TSC at the start of the reference period.
; Step 9. Read the MPERF and APERF MSRs at the end of the
         reference period.
; Step 10. Read the TSC at the end of the reference period.
; Step 11. Compute the TSC delta from the start and end of the
         reference period.
; Step 12. Compute the actual frequency by dividing the \ensuremath{\mathsf{TSC}}
          delta by the reference period.
; Step 13. Compute the MPERF and APERF frequency.
; Step 14. Compute the MPERF and APERF percentage frequency.
;*********************
; This program has been compiled with Microsoft Macro Assembler
; 6.15 with no options specified and linked with CPUFREQ.C and
; CPUID3A.ASM, and executes in real-address mode.
; NOTE: CPUFREQ.C is the application; FREQUENC.ASM and
       CPUID3A.ASM are linked as support modules.
TITLE FREQUENC
DOSSEG
.MODEL small
```



```
SEG BIOS DATA AREA
                          equ 40h
OFFSET TICK COUNT
                          equ 6Ch
INTERVAL IN TICKS
                          equ 10
                          egu 0E7h
IA32 MPERF MSR
IA32 APERF MSR
                          equ 0E8h
TSC_BIT
                                                ; CPUID. (EAX=01h):EDX feature
                          egu 4
.DATA
.CODE
.686p
frequency
                  PROC NEAR PUBLIC
    push
             bp
    mov
             bp, sp
                                                ; save the stack pointer
             sp, 28h
                                                ; create space on stack for local variables
    sub
    ; Using a local stack frame to simplify the changes to this routine
    addr_freq_in_mhz TEXTEQU <word ptr [bp+6]>
TEXTEQU <word ptr [bp+8]>
                             TEXTEQU <word ptr [bp+8] >
    addr_aperf_freq
    addr aperf mperf percent TEXTEQU <word ptr [bp+10] >
    addr mperf tsc percent TEXTEQU <word ptr [bp+12] >
    addr_aperf_tsc_percent TEXTEQU <word ptr [bp+14] >
                              TEXTEQU <dword ptr [bp-4]> ; dword local variable
TEXTEQU <dword ptr [bp-8]> ; dword local variable
TEXTEQU <dword ptr [bp-12]> ; dword local variable
TEXTEQU <dword ptr [bp-16]> ; dword local variable
TEXTEQU <dword ptr [bp-20]> ; dword local variable
    mperf lo
    mperf hi
    aperf lo
    aperf hi
    perf_msr_avail
                               TEXTEQU <dword ptr [bp-24] > ; dword local variable
    tscDeltaLo
    tscDeltaHi
                              TEXTEQU <dword ptr [bp-28] > ; dword local variable
                              TEXTEQU <dword ptr [bp-32] > ; dword local variable
    tscLoDword
    tscHiDword
                               TEXTEQU <dword ptr [bp-36]> ; dword local variable
    maxCpuidInput
                               TEXTEQU <dword ptr [bp-40]> ; dword local variable
    pushad
    push
; Step 1. Verify Genuine Intel processor by checking CPUID generated vendor ID
    xor
             eax, eax
    cpuid
                                                ; Compare first 4 letters of Vendor ID
    cmp
             ebx, 'uneG'
             exit
                                                ; Jump if not Genuine Intel processor
    jne
                                               ; Compare next 4 letters of Vendor ID
             edx, 'Ieni'
    cmp
             exit
                                                ; Jump if not Genuine Intel processor
    jne
             ecx, 'letn'
    cmp
                                                ; Compare last 4 letters of Vendor ID
                                                ; Jump if not Genuine Intel processor
    jne
             exit
    mov
            maxCpuidInput, eax
                                               ; Save maximum CPUID input
; Step 2. Get CPU feature flags.
    mov
             eax, 1
    cpuid
; Step 3. Verify TSC is supported.
             edx, TSC BIT
                                                ; Flags Bit 4 is TSC support
    jnc
             exit
                                                ; jump if TSC not supported
         eax, eax
                                                ; Initialize variables
    xor
```



```
perf msr avail, eax
                                         ; Assume MPERF and APERF MSRs aren't available
   mov
          bx, word ptr addr mperf freq
           word ptr [bx], ax
          bx, word ptr addr aperf freq
   mov
          word ptr [bx], ax
   mov
; Step 4. Verify that CPUID with EAX=6 is supported.
                                      ; Is Power Management Parameters leaf supported?
   cmp maxCpuidInput, 6
   jb
                                         ; Jump if not supported
; Step 5. Execute the CPUID instruction with EAX=6.
                                         ; Setup for Power Management Parameters leaf
           eax, 6
   cpuid
; Step 6. Ensure that the MPERF/APERF feature flag (ECX bit 0) is set.
                                        ; Check for MPERF/APERF MSR support
   bt.
         ecx, 0
                                         ; Jump if not supported
   jnc
   mov perf_msr_avail, 1
                                        ; MPERF and APERF MSRs are available
@@ ·
         SEG BIOS DATA AREA
   push
   pop
          ebx, dword ptr es:[si] ; The BIOS tick count updates ~18.2 ; times per cocced
          es
   mov
   mov
wait for new tick:
          ebx, dword ptr es:[si] ; Wait for tick count change
   jе
           wait_for_new_tick
; Step 7. Zero the MPERF and APERF MSRs.
        perf_msr_avail, 1
   cmp
           @f
   jne
   xor
          eax, eax
   xor edx, edx
          ecx, IA32 MPERF MSR
   wrmsr
          ecx, IA32 APERF MSR
   mov
   wrmsr
; Step 8. Read the TSC at the start of the reference period.
@@:
   ; Read CPU time stamp
   rdtsc
                                         ; Read and save TSC immediately
          tscLoDword, eax
                                         ; after a tick
   mov tscHiDword, edx
   add
          ebx, INTERVAL IN TICKS + 1 ; Set time delay value ticks.
wait for elapsed ticks:
        ebx, dword ptr es:[si]
                                   ; Have we hit the delay?
   cmp
           wait for elapsed ticks
   jne
; Step 9. Read the MPERF and APERF MSRs at the end of the reference period.
   cmp perf_msr_avail, 1
   jne
           @f
           ecx, IA32_MPERF_MSR
   mov
   rdmsr
   mov
           mperf lo, eax
   mov
           mperf hi, edx
           ecx, IA32_APERF_MSR
   mov
   rdmsr
```



```
aperf lo, eax
           aperf hi, edx
; Step 10. Read the TSC at the end of the reference period.
   ; Read CPU time stamp immediately after tick delay reached.
; Step 11. Compute the TSC delta from the start and end of the reference period.
        eax, tscLoDword ; Calculate TSC delta from
   sub
   sbb
           edx, tscHiDword
                                         ; start to end of interval
   mov
          tscDeltaLo, eax
        tscDeltaHi, edx
   mov
; Step 12. Compute the actual frequency from TSC.
   ; 54945 = (1 / 18.2) * 1,000,000 This adjusts for MHz.
   ; 54945*INTERVAL IN TICKS adjusts for number of ticks in interval
   mov
           ebx, 54945*INTERVAL_IN_TICKS
   ; ax contains measured speed in MHz
        bx, word ptr addr freq in mhz
   mov
           word ptr [bx], ax
   mov
        perf msr avail, 1
          @f
          eax, mperf lo
   mov
           edx, mperf hi
   mov
   mov
           ebx, 54945*INTERVAL IN TICKS
   div
           ehx
; Step 13. Compute the MPERF and APERF frequency.
   ; ax contains measured speed in MHz
         bx, word ptr addr_mperf_freq
        word ptr [bx], ax
   mov
        eax, aperf lo
   mov
          edx, aperf hi
   mov
           ebx, 54945*INTERVAL_IN_TICKS
   mov
   div
           ebx
   ; ax contains measured speed in MHz
   mov bx, word ptr addr aperf freq
          word ptr [bx], ax
; Step 14. Compute the MPERF and APERF percentage frequency.
          eax, aperf lo
           edx, aperf hi
   mov
          ebx, 100
   mov
   mul
          ebx
        ebx, mperf lo
   div
        ebx
   ; ax contains measured percentage AMCT/mperf
          bx, word ptr addr aperf mperf percent
   mov
           word ptr [bx], ax
          eax, aperf lo
   mov
        edx, aperf hi
   mov
```

Program Examples



```
mov
           ebx, 100
   mul
           ebx
           ebx, tscDeltaLo
   div
           ebx
           eax, ax
   movzx
   ; ax contains measured percentage aperf/TSC * 100%
           bx, word ptr addr_aperf_tsc_percent
   mov
           word ptr [bx], ax
   mov
   mov
           eax, mperf lo
           edx, mperf_hi
   mov
           ebx, 100
   mov
           ebx
   mul
           ebx, tscDeltaLo
   mov
           ebx
   movzx eax, ax
   ; ax contains measured percentage mperf/TSC * 100%
   mov
           bx, word ptr addr_mperf_tsc_percent
   mov
           word ptr [bx], ax
exit:
@@:
   pop
           es
   popad
   mov
           sp, bp
   pop
           bp
   ret
_frequency
                ENDP
   end
```



Example 10-6.Frequency Detection in C Language

```
/* Filename: CPUFREQ.C
/* Copyright (c) Intel Corporation 2008-2011
/*
/* This program has been developed by Intel Corporation. Intel has
/* various intellectual property rights which it may assert under
/* certain circumstances, such as if another manufacturer's
/* processor mis-identifies itself as being "GenuineIntel" when
/* the CPUID instruction is executed.
                                                               */
/*
/* Intel specifically disclaims all warranties, express or implied,
/* and all liability, including consequential and other indirect
                                                               */
/* damages, for the use of this program, including liability for
                                                               */
/* infringement of any proprietary rights, and including the
                                                               */
/* warranties of merchantability and fitness for a particular
/* purpose. Intel does not assume any responsibility for any
/* errors which may appear in this program nor any responsibility
/* to update it.
/*
/*******************
/*
/\star This program performs the following steps to determine the
/* processor actual frequency.
                                                               */
/*
                                                               */
/* Step 1. Call get cpu type() to get brand string.
/* Step 2. Parse brand string looking for "xxxxyHz" or "x.xxyHz"
/*
       for processor frequency, per Software Developer Manual
/*
        Volume 2A, CPUID instruction, Figure "Algorithm for
      Extracting Maximum Processor Frequency".
/* Step 3. Call frequency() to get frequency from multiple methods. */
*/
/* NOTE: CPUFREQ.C is the application; FREQUENC.ASM and
/*
      CPUID3A.ASM are linked as support modules.
/*
/********************
#include <string.h>
#ifndef U8
typedef unsigned char
                          U8;
#endif
#ifndef U16
typedef unsigned short
                           U16:
#endif
#ifndef U32
typedef unsigned long
#endif
// extern variables
extern char brand string[48];
extern long max_ext_func;
// extern functions
extern void get cpu_type();
extern void frequency(U16* pFreqMhz, U16* pFreqMperf, U16* pFreqAperf,
          U16* pFreqAperfMperfPercent, U16* pMperfTscPercent, U16* pAperfTscPercent);
U32 GetFrequencyFromBrandString(char *pFreqBuffer) {
   U32 multiplier = 0;
   U32 frequency = 0;
```



```
U32 index = 0;
   get_cpu_type();
   pFreqBuffer[0] = 0; // empty string by setting 1st char to NULL
    // Verify CPUID brand string function is supported
   if (max ext func < 0x80000004)
       return frequency;
    // -2 to prevent buffer overrun because looking for y in yHz, so z is +2 from y
    for (index=0; index<48-2; index++) {
        // format is either "x.xxyHz" or "xxxxyHz", where y=M,G,T and x is digits
        // Search brand string for "yHz" where y is M, G, or T
        // Set multiplier so frequency is in MHz
        if (brand string[index+1] == 'H' && brand string[index+2] == 'z') {
            if (brand string[index] == 'M')
                multiplier = 1;
            else if (brand_string[index] == 'G')
                multiplier = 1000;
            else if (brand string[index] == `T')
                multiplier = 1000000;
        }
        if (multiplier > 0) {
            // Copy 7 characters (length of "x.xxyHz")
            // index is at position of y in "x.xxyHz"
            strncpy(pFreqBuffer, &brand string[index-4], 7);
            pFreqBuffer[7] = 0; // null terminate the string
            // Compute frequency (in MHz) from brand string
            if (brand_string[index-3] == '.') { // If format is "x.xx"
                frequency = (U32)(brand_string[index-4] - '0') * multiplier;
                frequency += (U32)(brand string[index-2] - '0') * (multiplier / 10);
                frequency += (U32)(brand string[index-1] - '0') * (multiplier / 100);
            } else {
                                                // If format is xxxx
                frequency = (U32)(brand string[index-4] - '0') * 1000;
                frequency += (U32)(brand_string[index-3] - '0') * 100;
                frequency += (U32)(brand_string[index-2] - '0') * 10;
                frequency += (U32)(brand string[index-1] - '0');
                frequency *= multiplier;
            }
            break;
        }
   }
    // Return frequency obtained from CPUID brand string or return 0 indicating
    // CPUID brand string not supported.
   return frequency;
void main(int argc, char *argv[])
   U32 freqBrandString=0;
   U16 freq=0;
   U16 mperf=0;
   U16 aperf=0;
   U16 aperf mperf percent=0;
   U16 mperf tsc percent=0;
   U16 aperf_tsc_percent=0;
   char freqBuffer[16];
```



```
freqBrandString = GetFrequencyFromBrandString(freqBuffer);
    if (freqBrandString == 0) {
        printf("CPUID brand string frequency not supported\n");
    } else {
       printf("CPUID brand string frequency=%s (%u MHz)\n", freqBuffer, freqBrandString);
    frequency(&freq, &mperf, &aperf, &aperf_mperf_percent,
              &mperf_tsc_percent, &aperf_tsc_percent);
    printf("Timestamp
                       frequency= %4d MHz TSC measured over time interval using RTC\n", freq);
    if (!mperf)
       printf("IA32_MPERF and IA32_APERF MSRs not available!\n");
    else {
      printf("MPERF
                           frequency= %4d MHz MCNT measured over time interval using RTC\n",
mperf);
       if (aperf)
          printf("APERF
                             frequency= %4d MHz ACNT measured over time interval using RTC\n",
aperf);
       if (aperf_mperf_percent)
printf("APERF/MPERF percentage= %3d%% isolates P-state impact (100%%=max non-Turbo) \n", aperf_mperf_percent);
       if (mperf_tsc_percent)
         printf("MPERF/TSC percentage= %3d%% isolates T-state impact (100%%=no throttling)\n",
mperf_tsc_percent);
       if (aperf tsc percent)
         printf("APERF/TSC percentage= %3d%% actual performance (100%%=max non-Turbo)\n",
aperf tsc percent);
    }
```

§

Program Examples

