# **Processor Design**

Group V

Ethan Liu Wenzi Qian Agnay Srivastava Emma Letscher



## **Table of Contents**

Table of contents will be created when the document is finalized. The following table is for reference only.

Table of Contents	2
Design Principles	4
General Hardware Information	5
General Purpose Registers	6
Special Registers	6
Instruction Set	6
Instruction Formats	g
Opcode & Function Code	10
Memory Map	
Psuedo-Instructions	13
Performance	13
Procedure Calling Convention	14
Instruction RTL	16
Component Descriptions	19
RTL Error-Checking Process	21
RTL Naming Convention	21
Appendix A: Assembled Instructions	22
Type 0RR	22
Type 1WR	22
Type 1R	22
Type 1W	22
Type 2W	23
Type 2WR	23
Type 3	23
Type 4WRR	23
Type 7RR	24
Type 7WR	24
Type 10R	24
Type 10W	24
Appendix B: Single Input RelPrime	26
Appendix C: Sample Operations	29
Iteration	29
Loading Large Immediates	30
Conditionals (if/else/then)	31
Procedure Calling	32
Backup & Restore of Saved Registers	33

# Design Principles

The architecture of our instruction set is load-store. Its design is drawn with priority given to the following principles:

- 1. Make the common case fast
- 2. Good design demands good compromises
- 3. Smaller is faster

#### **General Hardware Information**

In this document, we define a word to mean 16 bits or two bytes. All instructions are 1 word long.

The instructions are structured as follows:

- a. The most significant bit is considered the start of an instruction.
- b. The opcode and func codes are placed in the most significant bits.
- c. The registers used are specified in the least significant bits in a continuous manner. An instruction may use 0, 3, 6 or 9 bits for this purpose.
- d. Bits between the opcode and the register is used for a single immediate. If an instruction uses no general-purpose registers, all bits after the opcode is used for the immediate.

All registers in our processor hold exactly 1 word. We opted to provide the processor with **8 general purpose registers**. In addition to the general purpose registers, the processor also has **3 special registers**, namely:

- 1. PC, program counter
- 2. SP, stack pointer
- 3. RA, return address

The process also has a 16 bit input line and a 16 bit output line, used to receive data from the outside world. The inputs are accessed via instructions READ and WRITE.

Note that special registers cannot be accessed directly in place of regular registers

For memory access, we implemented two access modes:

- 1. **SET** and **RTV** uses the value in a register as the address in **bytes** to retrieve the value from
- 2. **SETSP** and **RTVSP** adds the stack pointer in **bytes** and the sign-extended immediate in **words** as the address.

The capability of reading odd-byte aligned word depends on the capability of the memory.

#### General Purpose Registers

Register	Alias	Usage
x0	a0	Function Argument, Temporary, Return Value
x1	a1	Function Argument, Temporary, Return Value
x2	a2	Function Argument, Temporary, Return Value
х3	a3	Function Argument, Temporary, Return Value
x4	a4	Function Argument, Temporary, Return Value
x5	s0	Saved Value
х6	s1	Saved Value
x7	s2	Saved Value

#### **Special Registers**

Stack Pointer and Program Counter are accessible via their dedicated instructions

- Program Counter can be used via GETPC, SETPC, CHGPC, and CHGPCI
- Stack Pointer can be used via GETSP, SETSP, CHGSP, and CHGSPI
- Return addressed is not accessible with single instruction, and should not be accessed.
  - If access is required, a JUMP-RETURN pair will place the return address at position 0 on the stack.

These special register values are not accessed or modified via other register instructions.

## Instruction Set

Instruction	Desription
ADD	Performs integer addition on the inputs
SUB	Performs integer subtraction on the inputs
AND	Performs bitwise AND on the inputs
OR	Performs bitwise OR on the inputs
XOR	Performs bitwise XOR on the inputs
NAND	Performs bitwise NAND on the inputs
NOR	Performs bitwise NOR on the inputs
XNOR	Performs bitwise XNOR on the inputs
SHIFT	Perform logical shift on the input
ADDI	Adds the input register value with a sign-extended immediate
EQ	Performs a branch if the inputs equal
LT	Performs a branch if the first input is less than the second
NEQ	Performs a branch if the first input is not equal to the second
GEQ	Performs a branch if the first input is greater or equal to the second
GETSP	Stores SP value in destination register
SETSP	Sets SP value with value in input register
CHGSP	Offsets SP value by value in input register
CHGSPI	Offsets SP value by value of the sign-extended immediate
GETPC	Stores PC value to the destination register
SETPC	Sets PC value with value in input register
CHGPC	Offsets PC value by value in input register
CHGPCI	Offsets PC value by value of the sign-extended immediate
JUMP	Store current RA to position 0 of the stack (It is a calling convention to reserve the word at SP as the return address). Set RA to PC + 1 <b>word</b> (the line after jump in caller). Offset PC by the value of sign-extended immediate in <b>words</b> .

RETURN	Sets PC to RA. Release from the stack a number of <b>words</b> equal to the sign-extended immediate value. Restore old RA from the 0 position of the parent's SP.
LU	Sets the upper half of the destination register to be the immediate value, while copying the lower half.
LL	Sets the destination register to be the sign-extended immediate value.
STR	Stores the value of input 2 to the memory address in input 1.
RTV	Gets the value in the memory address stored in input 1 and stores it in the destination register.
STRSP	Stores the value of input 2 to the memory address of SP adding sign-extended immediate value.
RTVSP	Gets the value in the memory address of SP adding sign-extended immediate value and stores it in the destination register.
READ	Read the value from the input line to the destination register.
WRITE	Write the value in input 1 to the output line.

## **Instruction Formats**

Туре	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
ØRR	(	Opcode	2			Im	media	ite		•	I	nput	2	I	Input 1	
1WR	(	Opcode	2	F1	Immediate							nput	1	(	Output	
1R	(	Opcode	2	F1				Im	media	te				I	nput	1
1W	(	Opcode	e	F1				Im	media	te				(	Output	
2WR	(	Opcode	e	F1	F2		Im	media	te		I	nput	1	(	Output	
2W	(	Opcode	9	F1	F2		Immediate					Output				
3	(	Opcode	2	F1	F2	F3					Immed	diate				
4WRR	(	Opcode	e	F1	F2	F3	F4	I	Input 2 Input 1		1	Output				
7RR	(	Opcode	e	F1	F2	F3	F4		F7		I	nput	2	I	nput	1
7WR	(	Opcode	e	F1	F2	F3	F4	F7 Inp		nput	1	(	Output			
10R	(	Opcode	e	F1	F2	F3	F4	F7 F10			Input 1					
10W	(	Opcode	2	F1	F2	F3	F4		F7			F10		(	Outpu <sup>-</sup>	t

## Opcode & Function Code


<SE> in the description indicates that the immediate is sign-extended.

Mnemonic	Opcode	F1	F2	F3	F4	F7	F10	Туре	Description
ADD	000	0	0	0	0			4WRR	Dest = Input 1 + Input 2
AND	000	0	0	0	1			4WRR	Dest = Input 1 AND Input 2
OR	000	0	0	1	0			4WRR	Dest = Input 1 OR Input 2
XOR	000	0	0	1	1			4WRR	Dest = Input 1 XOR Input 2
SUB	000	0	1	0	0			4WRR	Dest = Input 1 - Input 2
NAND	000	0	1	0	1			4WRR	Dest = Input 1 NAND Input 2
NOR	000	0	1	1	0			4WRR	Dest = Input 1 NOR Input 2
XNOR	000	0	1	1	1			4WRR	Dest = Input 1 XNOR Input 2
LU	000	1	0					2W	<pre>Dest[0:7] = IMMEDIATE[0:7] Dest[8:15] = Dest[8:15]</pre>
LL	000	1	1					2W	Dest = <se>IMM</se>
ADDI	001	0						1WR	Dest = Input 1 + <se>IMM</se>
SHIFT	001	1	0					2WR	Shift input 1 <se> IMMEDIATE bits left and store in output. Perform a right shift if the immediate is negative. Fill with zeroes.</se>
RETURN	001	1	1	0				3	PC = RA SP = SP + <se>IMM &lt;&lt; 1 RA = M[SP]*</se>
JUMP	001	1	1	1				3	M[SP] = RA RA = PC+2 PC = PC + <se>IMM &lt;&lt; 1</se>
STRSP	010	0						1R	M[SP + <se>IMM &lt;&lt; 1] = Input1</se>
RTVSP	010	1						1W	Dest = M[SP + <se>IMM]</se>

STR	011	1	0	0	0	010		7RR	M[Input 1] = Input 2	
RTV	011	1	0	0	0	011		7WR	Dest = M[Input 1]	
READ	011	1	0	0	0	100	000	10W	Output = IN	
WRITE	011	1	0	0	0	100	001	10R	OUT = Input 1	
GETSP	011	1	0	1	0	000	000	10R	Dest = SP	
CHGSP	011	1	0	1	0	100	000	10W	SP = SP + Input 1	
SETSP	011	1	0	1	0	100	001	10W	SP = Input 1	
GETPC	011	1	0	1	1	000	000	10R	Dest = PC	
CHGPC	011	1	0	1	1	100	000	10W	PC = PC + Input 1	
SETPC	011	1	0	1	1	100	001	10W	PC = Input 1	
CHGSPI	011	1	1	0				3	SP = SP + <se>IMM</se>	
CHGPCI	011	1	1	1				3	PC = PC + <se> IMM</se>	
EQ	100							0RR	<pre>If Input 1 = Input 2 PC = PC + <se>IMM &lt;&lt; 1</se></pre>	
LT	101							0RR	<pre>If Input 1 &lt; Input 2 PC = PC + <se>IMM &lt;&lt; 1</se></pre>	
NEQ	110							ØRR	<pre>If Input 1 != Input 2 PC = PC + <se>IMM &lt;&lt; 1</se></pre>	
GEQ	111							0RR	<pre>If Input 1 &gt;= Input 2 PC = PC + <se>IMM &lt;&lt; 1</se></pre>	

<sup>\*</sup> Note: RA uses the SP after addition as address to retrieve old RA.

## Memory Map



The "Reserved" section is for initializations necessary, such as instruction that stores the initialization of sp and pc and initializing bus registers to 0. Not all space may be used.

#### Psuedo-Instructions

LI: Load Immediate

Converts to LL, or LI and LU if the immediate is bigger than 8 bits.

STOP: Permanently halt the program until reset

Can be implemented a number of ways: "EQ x0 x0 0" is one.

#### Performance

We measure the performance of our processor based on the execution speed of programs, including relprime, factoring in how fast can it clock.

### **Procedure Calling Convention**

Procedure calling involves a parent and a child, where the parent prepares the arguments and calls the child, and the child executes code and returns the result. From here on, we will refer to the parent as the caller, and the child as the callee. Note that the calling convention responsibilities are specific to each caller-callee pair, and a function can have responsibilities both as a caller and a callee.

Before a procedure call, the caller does the following:

- 1. Back up all values that should be retained after the call in a0-a4.
- 2. Load function arguments in a0 through a4. <Do we need to define handling of more than 5 arguments?>
- 3. Allocate 1 word of stack space at the stack pointer address for storing the address.

After the jump to callee, it performs the following:

- 1. If it plans to use any saved registers, it must allocate space on the stack to preserve those values and restore them before it returns.
- 2. Once computation is complete, put return values in a0 through a4.
- 3. Call RETURN and release stack space claimed

The processor makes the assumption that when a program returns, it must return to its parent. We applied an optimization which combines multiple actions into single instructions: 

These instructions do the following:

#### JUMP :

- 1. Store current value in return address register at stack position 0
- 2. Store in return address register the new return address (program counter plus 1)
- 3. Change program counter by number of words specified by the sign-extended immediate

#### RETURN :

- 1. Set program counter to value currently in return address register
- Set return address with value at stack position 0 after stack pointer increment.
   Note: The hardware implementation is that address used comes from the adder calculating the increment. The actual stack pointer value will not change until next half cycle.
- 3. Change stack pointer by number of words specified by the sign-extended immediate

Note that the new values being set into the registers will not be reflected until the next half cycle. As far as this instruction is concerned, the register outputs are the old values.

The JUMP and RETRUN instructions expects that if a program is a caller, it must reserve position 0 on its stack for its parent's return address.

It is currently assumed that the processor will only run a single program and put out results a single time at the top level, since it has no parent to return to, and we cannot allow the program counter to continue emitting the value, we have implemented a psuedo-instruction **STOP** to halt the processor and thus have it keep displaying the outputs.

Procedure calling convention for the processor is as follows:

- 1. Caller saves the a-values relevant for its usage
- 2. Callee saves and restores any s-values that are modified

More detail! how to pass args, returble, how to jumpline turn

## Instruction RTL

Mnemonic	RTL	Mnemonic	RTL
ADD	pcv = PC	READ	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC R[inst[2:0]] = ReadLine input bus?</pre>
AND	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC a = R[inst[5:3]] b = R[inst[8:6]] result = a AND b R[inst[2:0]] = result</pre>	WRITE (	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC OutputLine = R[inst[2:0]]</pre>
OR	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC a = R[inst[5:3]] b = R[inst[8:6]] result = a OR b R[inst[2:0]] = result</pre>	GETSP	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC R[inst[2:0]] = SP</pre>
XOR	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC a = R[inst[5:3]] b = R[inst[8:6]] result = a XOR b R[inst[2:0]] = result</pre>	CHGSP	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC offset = R[inst[2:0]] newSP = pcv + offset</pre>
SUB	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC a = R[inst[5:3]] b = R[inst[8:6]] result = a SUB b R[inst[2:0]] = result</pre>	SETSP	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC SP = R[inst[2:0]]</pre>

NAND	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC a = R[inst[5:3]] b = R[inst[8:6]] result = a NAND b R[inst[2:0]] = result</pre>	GETPC	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC R[inst[2:0]] = PC</pre>
NOR	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC a = R[inst[5:3]] b = R[inst[8:6]] result = a NOR b R[inst[2:0]] = result</pre>	CHGPC	<pre>pcv = PC inst = M[pcv] newPC = PC + R[inst[2:0]] PC = newPC</pre>
XNOR	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC a = R[inst[5:3]] b = R[inst[8:6]] result = a XNOR b R[inst[2:0]] = result</pre>	SETPC	<pre>pcv = PC inst = M[pcv] PC = R[inst[2:0]]</pre>
LU	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC imm = SE(inst[10:3]) R[inst[3:0][7:0] = imm[7:0] R[inst[3:0]][15:8] = R[inst[3:0]][15:8]]</pre>	CHGSPI	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC imm = SE(inst[9:0]) &lt;&lt; 1 newSP = oldSP + imm</pre>
LL	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC imm = SE(inst[10:3]) R[inst[3:0]] = imm</pre>	CHGPCI	<pre>pcv = PC inst = M[pcv] imm = SE(inst[9:0]) &lt;&lt; 1 newPC = oldPC + imm</pre>
ADDI	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC a = R[inst[5:3]]</pre>	EQ	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC A = R[inst[2:0]]</pre>

(ans: der this syntax { R[ins+[3:0]] = {x[[5:8], 1 mm[7:0]]}

\_ 17

	<pre>imm = SE(inst[11:6]) result = a + imm R[inst[2:0]] = result</pre>		<pre>B = R[inst[5:3]] imm = SE(inst[12:6]) &lt;&lt; 1 target = PC + imm branch = A == B if (branch) then PC = target</pre>
SHIFT	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC a = R[inst[5:3]] imm = SE(inst[10:6]) shift = a &lt;&lt; imm R[inst[2:0]] = shift</pre>	LT	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC A = R[inst[2:0]] B = R[inst[5:3]] imm = SE(inst[12:6]) &lt;&lt; 1 target = PC + imm branch = A &lt; B if (branch) then PC = target</pre>
STRSP	<pre>pcv = PC spv = SP inst = M[pcv] newPC = pcv + 2 PC = newPC a = R[inst[2:0]] imm = SE(inst[11:3]) &lt;&lt; 1 address = spv + imm M[address] = a</pre>	NEQ	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC A = R[inst[2:0]] B = R[inst[5:3]] imm = SE(inst[12:6]) &lt;&lt; 1 target = PC + imm branch = A != B if (branch) then PC = target</pre>
RTVSP	<pre>pcv = PC spv = SP inst = M[pcv] newPC = pcv + 2 PC = newPC imm = SE(inst[11:3]) &lt;&lt; 1 address = spv + imm a = M[address] R[inst[2:0]] = a</pre>	GEQ	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC A = R[inst[2:0]] B = R[inst[5:3]] imm = SE(inst[12:6]) &lt;&lt; 1 target = PC + imm branch = A &gt;= B if (branch) then PC = target</pre>
STR	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC A = inst[2:0] B = inst[5:3] a = R[B] M[A] = a</pre>	JUMP	<pre>pcv = PC rav = RA spv = SP inst = M[pcv] M[spv] = rav newRA = pcv + 2 RA = newRA imm = SE(inst[9:0]) &lt;&lt; 1</pre>

			newPC = pcv + imm PC = newPC
RTV	<pre>pcv = PC inst = M[pcv] newPC = pcv + 2 PC = newPC A = inst[2:0] B = inst[5:3] a = M[A] R[B] = a</pre>	RETURN	<pre>pcv = PC spv = SP inst = M[pcv] a = RA PC = a imm = SE(inst[9:0]) &lt;&lt; 1 address = spv + imm SP = address newRA = M[address] RA = newRA</pre>

because hour source register bits are in diff places in each inst, your hardware will have lats of multiplexers.

Otions

Control inputs?

Component Descriptions

Component	Input	Outputs	Behavior	RTL Symbols
Register	in[15:0], clk, rst, load, save	(ou).[15:0] (L oc"out"	At the positive clk edge: If save is high, Saves in's value to the register. If load is high, outputs the register's value to out[15:0] If reset is high, stores a 0 in the register	A, B, C, inst
ALU_Control	input [15:0] Cinst?	ADD, AND, OR, XOR, SUB, NAND, NOR, XNOR, LU, LL, ADDI, SHIFT, RETURN, JUMP, STRSP, RTVSP, STR, RTV, READ, WRITE, GETSP, CHGSP, SETSP, GETPC, SETPC,	Takes the instruction as input and sets the correct output flag to the correct instruction based on the Opcode/Function bits, which are used by ALU muxes to select the correct	

	T.	I	ı	1
		CHGPC, CHGSPI, CHGPCI, EQ, LT, NEQ, GEQ	ALU for the correct operation	
4WRR_ALU	inputA [15:0], inputB[15:0], ADD, AND, OR, XOR, SUB, NAND, NOR, XNOR {instruction flags will likely be encoded into an ALUOp opcode in the future}	output[15:0]	ALU for 4WRR(math) instructions: Performs an ALU operation on inputA and inputB based on whichever instruction flag (from ALU_Control) is high, outputs result to output	result +, -1 K e+C
0RR_ALU	<pre>inputA [15:0], inputB[15:0],EQ, LT, NEQ, GEQ</pre>	output	ALU for 0RR(branch) instructions:	branch
10_ALU	<pre>inputA [15:0], inputB[15:0],GET SP, CHGSP, SETSP, GETPC, SETPC, CHGPC, SETPCI, CHGPCI</pre>	output[15:0]	ALU for PC Modification Instructions (10W/10R): Performs an ALU operation on inputA and inputB based on whichever instruction flag (from ALU_Control) is high, outputs result to output	newSP, newPC, address
Misc_ALU	inputA [15:0], inputB[15:0],LU, LL, ADDI, SHIFT, RETURN, JUMP, STRSP, RTVSP, STR, RTV, READ, WRITE	output[15:0]	ALU containing various logic structures used in all other operations not in the above categories (logic structure used determined with a decoder from the given input codes). outputs result to output	shift  LC  77  ,
PC Incrementer	input [15:0]	output [15:0]	Increments pc (input) by 2 words, outputs to output	newPC + Z
Immediate Genie	input [n 0], signExtend,	output [15:0]	Takes 8bit immediate input	imm

	shift (where n is the length of the immediate: there will be one instance per each immediate position + length in the instruction set (6 total))		and, - if signExtend is high, sign extends by copying MSB - if shift is high, shifts immediate left by 1	
Memory Unit	<pre>input_addr [15:0], write_input[15:0 ],memRead, memWrite</pre>	output [15:0]	If memRead is high: Outputs value stored at memory location input_addr to output Else if memWrite is high: Writes word write_input[15:0] to location input_addr [15:0]	L

Where is your Rig F. le?

## RTL Error-Checking Process

- 1. Ensure that only one register retrieval (any reference to register bus R[x] or dedicated registers SP, RA, and PC) occurs on a given line
- 2. 3-bit sequences of instruction bits (e.g. inst[2:0]) should only be accessed when loading from a register. Longer sequences are immediates and can be accessed directly
- 3. Make sure sign extension <SE> and bit-shifting are noted as needed (see instruction format) when handling immediates

### **RTL Naming Convention**

- 1. Output wires of components are denoted in the "RTL Symbols" column of the above table.
- 2. Access to the bus registers (x0-x11) is denoted by R[address], access to the dedicated registers RA, SP, and PC are denoted as such
- Access to data memory is denoted by M[address]

A convention for Files, tests, component instances?

# Appendix A: Assembled Instructions

## Type 0RR

### EQ a0 a3 5

Bits	F	E	D	С	В	А	9	8	7	6	5	4	3	2	1	0
Usage	C	)pcode	2		Immediate						I	nput	2	I	nput	1
Value	1	0	0	0	0	0	0	1	0	1	0	1	1	0	0	0
Meaning		-			0 0 0 0 1 0 <se> Immediate: 5</se>						Inp	ut 2:	a3	Inp	ut 1:	a0

### Type 1WR

#### ADDI x3 x5 -11

Bits	F	E	D	С	В	А	9	8	7	6	5	4	3	2	1	0
Usage	C	pcode	2	F1	Immediate				I	nput	1	C	Outpu	t		
Value	0	0	1	0	1	1	0	1	0	1	1	0	1	0	1	1
Meaning			-		1 1 0 1 0 1 <se> Immediate: -11</se>						Inp	ut 1:	x5	Out	put:	x3

## Type 1R

#### STRSP s0 3

Bits	F	Е	D	C	В	Α	9	8	7	6	5	4	3	2	1	0
Usage	C	pcode	2	F1				Im	media	te				I	nput	1
Value	0	1	0	0	0	0	0	0	0	0	0	1	1	1	0	1
Meaning			_		<se> Immediate: 3</se>									Inp	ut 1:	s0

## Type 1W

#### RTVSP s1 2

Bits	F	E	D	С	В	А	9	8	7	6	5	4	3	2	1	0
Usage	C	)pcode	2	F1	Immediate				media	te			C	)utput	t	

Value	0	1	0	1	0	0	0	0	0	0	0	1	0	1	1	0
Meaning			-				<	SE> I	mmedi	ate:	2			Out	put:	s1

# Type 2W

#### LL a3 17

Bits	F	Е	D	С	В	А	9	8	7	6	5	4	3	2	1	0
Usage	C	pcode	2	F1	F2				Immed	diate				C	Outpu	t
Value	0	0	0	1	1	0	0	0	1	0	0	0	1	0	1	1
Meaning			-											Out	put:	a3

## Type 2WR

#### SHIFT a1 s2 16

Bits	F	Е	D	С	В	А	9	8	7	6	5	4	3	2	1	0
Usage	C	)pcode	2	F1	F2 Immediate					I	nput	1	C	Output	t	
Value	0	0	1	1	0	0	1	0	0	0	1	1	1	0	0	1
Meaning			-			<pre></pre>					Inp	ut 1:	s2	Out	put:	a1

## Type 3

#### JUMP 177

Bits	F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
Usage	C	)pcode	2	F1	F2	F3					Immed	diate				
Value	0	0	1	1	1	1	0	0	1	0	1	1	0	0	0	1
Meaning				_			<se> Immediate: 177</se>									

## Type 4WRR

#### ADD x1 x3 x5

Bits	F	E	D	С	В	А	9	8	7	6	5	4	3	2	1	0
Usage	C	pcode	2	F1	F2	F3	F4	I	nput	2	I	nput	1	C	Output	t
Value	0	0	0	0	0	0	0	1	0	1	0	1	1	0	0	1

eaning -	Input 2: x5	Input 1: x3	Output: x1
----------	-------------	-------------	------------

## Type 7RR

#### STR s1 s0

Bits	F	E	D	С	В	А	9	8	7	6	5	4	3	2	1	0
Usage	C	pcode	2	F1	F2	F3	F4		F7		I	nput	2	I	nput	1
Value	0	1	1	1	0	0	0	0	1	0	1	0	1	1	1	0
Meaning						-					Inp	ut 2:	s0	Inp	ut 1:	s1

## Type 7WR

#### RTV s0 s1

Bits	F	Е	D	U	В	Α	9	8	7	6	5	4	3	2	1	0
Usage	C	pcode	2	F1	F2	F3	F4		F7		Ι	nput	2	I	nput	1
Value	0	1	1	1	0	0	0	0	1	1	1	1	0	1	0	1
Meaning						-				-	Inp	ut 2:	s1	Inp	ut 1:	s0

## Type 10R

### SETSP a0

Bits	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
Usage	C	pcode	2	F1	F2	F3	F4		F7			F10		I	nput	1
Value	0	1	1	1	0	1	0	1	0	0	0	0	1	0	0	0
Meaning							-							Inp	ut 1:	a0

# Type 10W

#### **GETSP a2**

Bits	F	E	D	С	В	А	9	8	7	6	5	4	3	2	1	0
Usage	C	pcode	9	F1	F2	F3	F4		F7			F10		C	Output	t
Value	0	1	1	1	0	1	0	0	0	0	0	0	0	0	1	0

Meaning	<del>-</del>	Output: a2	
---------	--------------	------------	--

## Appendix B: Single Input RelPrime

We demonstrate the workings of our processor with the following instruction:

```
void main() {
      int result = relPrime(30);
}
int relPrime(int n) {
   int m=2;
   while (\gcd(n, m) != 1) \{ // n \text{ is the input from the outside world } 
     m = m + 1;
   }
   return m;
}
int gcd(int a, int b) {
  if (a == 0) {
    return b;
  }
  while (b != 0) {
    if (a > b) {
      a = a - b;
    } else {
      b = b - a;
    }
  }
  return a;
}
```

Address	Assembly	Machine Code	Comments
0x0100	li a0 6	0001 1000 1111 0000	Input 6
0x0102	jump 2	0011 1100 0000 0010	
0x0104	stop	1000 0000 0000 0000	Assembled as eq x0 x0 0; halts the program indefinitely.
			Start of RelPrime
0x0106	chgspi -3	0111 1011 1111 1101	Allocate 3 words of stack space for the program

			Saves on stack:
			(0) Relprime parent's return address. Saving this is automated by instruction JUMP.
0x0108	strsp s0 1	0100 0000 0000 1101	(1) Original Value in S0
0x010A	strsp s1 2	0100 0000 0001 0110	(2) Original Value in S1
0x010C	addi s0 a0 0	0010 0000 0000 0101	s0 stores input
0x010E	li s1 2	0001 1000 0001 0110	s1 stores current tested number
0x0110	li a3 1	0001 1000 0000 1011	# Load in the constant 1
0x0112	addi a0 s0 0	0010 0000 0010 1000	Prior to procedure call, store input a0 in s0
0x0114	addi a1 s1 0	0010 0000 0011 0001	Prior to procedure call, store input a1 in s1
0x0116	jump 8	0011 1100 0000 1000	Go forward 8 words to call GCD
0x0118	eq a0 a3 3	1000 0001 0100 0011	After return, the GCD is in a0. If the GCD equals 1, the number currently tested (s1) is relatively prime to our target. In this case, we jump forward 3 words to return
0x011A	addi s1 s1 1	0010 0000 0111 0110	Otherwise, we need to keep searching. Increment the current tested number.
0x011C	chgpci -5	0111 1111 1111 1011	Go back 5 words to the start of loop
0x011E	addi a0 s1 0	0010 0000 0011 0000	Put return value in a0
0x0120	rtvsp s0 1	0101 0000 0000 1101	Restore original value in s0
0x0122	rtvsp s1 2	0101 0000 0001 0110	Restore original value in s1
0x0124	return 3	0011 1000 0000 0110	Return to parent (main) and moves stack pointer by 3 words
			Start of GCD
0x0126	li a2 0	0001 1000 0000	Load constant 0 for comparison

		0110	
0x0128	neq a2 a0 3	1100 0000 1101 0000	If a0 is already zero, simply return a1.
0x012A	addi a0 a1 0	0010 0000 0000 1000	Load a1 into a0 for return
0x012C	return 0	0011 1000 0000 0000	Return to parent (RelPrime). No stack space was allocated, so none needs returned.
0x012E	eq a1 a2 6	1000 0001 1000 1100	If b equals 0, the loop is done. Jump to the end.
0x0130	geq a1 a0 3	1110 0001 1000 1001	Go to the else clause if a is less than or equal to b. Otherwise, proceed to then clause.
0x0132	sub a0 a0 a1	0000 1000 0100 0000	Subtract b from a
0x0134	chgpci -3	0111 1111 1111 1101	Repeat loop
0x0136	sub a1 a1 a0	0000 1000 0000 1001	Subtract a from b
0x0138	chgpci -5	0111 1111 1111 1011	Repeat loop
0x013A	return 0	0011 1000 0000 0000	Return to parent (RelPrime). No stack space was allocated, so none needs returned.

# Appendix C: Sample Operations

### Iteration

The following code segment is roughly equivalent to this Java code:

```
int x = 7;
for(int i = 0; i<10; i++){
   x = x + 2;
}</pre>
```

Address	Assembly	Machine Code	Comments
0x0100	li a0 7	0001 1000 0011 1000	# # a0 = x, initialized to 7
0x0102	li a1 10	0001 1000 0011 1000	# a1 = 10
0x0104	li a2 0	0001 1000 0000 0010	# # a2 = i, initialized to 0
0x0106	geq a2 a1 4	1110 0001 0000 1010	# # if i>= 10, we are done, jump forward 4 instructions
0x0108	addi a0 a0 2	0010 0000 1000 0000	# # a += 2
0x010A	chgpci -3	0111 1111 1111 1101	# # go to start of loop

## Loading Large Immediates

int number = 12007;

#### 12007 = 0b0010111011100111

Address	Assembly	Machine Code	Comments
0x0100	ll a0 231	0001 1000 0100 1000	# Loads lower 8 bits into a0 (0b11100111 = 231)
0x0102	lu a0 46	0001 1000 0111 1001	# Loads upper 8 bits into a0 (0b00101110 = 46)

## Conditionals (if/else/then)

The following assembly is roughly equivalent to this Java code:

```
if(x >= y){
          x++;
}
else {
          x-;
}
```

Address	Assembly	Machine Code	Comments
0x0100	lt a0 a1 3	1010 0000 1100 1000	# # x++
0x0102	addi a0 a0 1	0010 0000 0100 0000	# # skip over else block
0x0104	chgpci 2	0111 1100 0000 0010	# # x
0x0106	addi a0 a0 -1	0010 1111 1100 0000	

## **Procedure Calling**

```
void main() {
      int product = mult(9, 15);
}
int mult(int a, int b) {
    int result = 0;
    for(int i = 0; i < b; i++){
        result+=a;
    }
    return result;
}</pre>
```

Address	Assembly	Machine Code	Comments
0x0100	li a0 9	0001 1000 0100 1000	Main
0x0102	li a1 15	0001 1000 0111 1001	
0x0104	jump 2	0011 1100 0000 0010	
0x0106	stop	1000 0000 0000 0000	
0x0108	li a2 0	0001 1000 0000 0010	<pre># # multiplication # # arguments in a0 and a1 # # result in a2 # # i in a3 # # nothing on stack</pre>
0x010A	li a3 0	0001 1000 0000 0011	
0x010C	# geq a3 a1 4	1110 0001 0000 1011	# # if i >= b, leave loop and return
0x010E	add a2 a2 a0	0000 0000 0001 0010	# # result += a
0x0110	addi a3 a3 1	0010 0000 0101 1011	# i++
0x0112	chgpci -3	0111 1111 1111 1101	# loop back
0x0114	addi a0 a2 0	0010 0000 0001 0000	# # store return value in a0
0x0116	return 0	0011 1000 0000 0000	

#### Backup & Restore of Saved Registers

Note that this is a flawed program that does not work when the input is negative. This is reflected in the assembled program as well.

```
void main() {
    int seriesSum = getSeriesSum(7);
}

int getSeriesSum(int in) {
    if (in == 0) {
        return in;
    }
    int myNum = in;
    in = in - 1;
    return (myNum + getSeriesSum(in));
}
```

Address	Assembly	Machine Code	Comments
0x0100	li a0 7	0001 1000 0011 1000	
0x0102	jump 2	0011 1100 0000 0010	
0x0104	stop	1000 0000 0000 0000	
0x0106	li a1 0	0001 1000 0000 0001	
0x0108	neq a0 a1 2	1100 0000 1000 1000	
0x010A	return 0	0011 1000 0000 0000	
0x010C	chgspi -2	0111 1011 1111 1110	# # allocate space on stack
0x010E	strsp s0 1	0100 0000 0000 1101	# # back up mynum
0x0110	addi s0 a0 0	0010 0000 0000 0101	# in = in - 1
0x0112	addi a0 a0 -1	0010 1111 1100 0000	
0x0114	jump -6	0011 1111 1111 1010	# call itself
0x0116	add a0 a0 s0	0000 0001 0100 0000	# add mynum to return value
0x0118	rtvsp s0 1	0101 0000 0000 1101	# put back old s0
0x011A	return 2	0011 1000 0000 0010	# go to parent