

# Processor Design

Group V

Ethan Liu

Wenzi Qian

Agnay Srivastava

Emma Letscher

1/??/2024

# Table of Contents

<b>Table of Contents.....</b>	<b>2</b>
<b>Design Principles.....</b>	<b>4</b>
<b>General Hardware Information.....</b>	<b>5</b>
General Purpose Registers.....	6
Special Registers.....	6
Instruction Set.....	6
Instruction Formats.....	9
Opcode & Function Code.....	10
Memory Map.....	12
Psuedo-Instructions.....	12
Performance.....	12
Procedure Calling Convention.....	13
<b>RTL.....</b>	<b>14</b>
RTL Categories.....	14
Single-Cycle Instruction RTL.....	15
Multi-Cycle Instruction RTL.....	17
Write Flags By RTL Category.....	19
Immediate Types.....	20
RTL Error-Checking Process.....	21
General Syntax Checking:.....	21
RTL Error-Checking:.....	21
RTL Naming Convention.....	21
Datapath.....	22
Control Signals.....	23
Datapath Implementation Plan.....	24
Unit Testing Plan.....	25
Integration Testing Plan.....	25
<b>Component Descriptions.....</b>	<b>26</b>
<b>Appendix A: Assembled Instructions.....</b>	<b>28</b>
Type 0RR.....	28
Type 1WR.....	28
Type 1R.....	28
Type 1W.....	28
Type 2W.....	29
Type 2WR.....	29
Type 3.....	29
Type 4WRR.....	29
Type 7RR.....	30
Type 7WR.....	30
Type 10R.....	30
Type 10W.....	30
<b>Appendix B: Single Input RelPrime.....</b>	<b>31</b>

<b>Appendix C: Sample Operations.....</b>	<b>34</b>
Iteration.....	34
Loading Large Immediates.....	35
Conditionals (if/else/then).....	36
Procedure Calling.....	37
Backup & Restore of Saved Registers.....	38
<b>Appendix D: Instruction Description.....</b>	<b>39</b>

# Design Principles

The architecture of our instruction set is load-store. Its design is drawn with priority given to the following principles:

1. *Make the common case fast*
2. *Good design demands good compromises*
3. *Smaller is faster*

# General Hardware Information

In this document, we define a word to mean 16 bits or two bytes. All instructions are 1 word long.

The instructions are structured as follows:

- a. The most significant bit is considered the start of an instruction.
- b. The opcode and func codes are placed in the most significant bits.
- c. The registers used are specified in the least significant bits in a continuous manner. An instruction may use 0, 3, 6 or 9 bits for this purpose.
- d. Bits between the opcode and the register is used for a single immediate. If an instruction uses no general-purpose registers, all bits after the opcode is used for the immediate.

All registers in our processor hold exactly 1 word. We opted to provide the processor with **8 general purpose registers**. In addition to the general purpose registers, the processor also has **3 special registers**, namely:

1. PC, program counter
2. SP, stack pointer
3. RA, return address

The process also has a 16 bit input line and a 16 bit output line, used to receive data from the outside world. The inputs are accessed via instructions **READ** and **WRITE**.

Note that **special registers cannot be accessed directly** in place of regular registers

For memory access, we implemented two access modes:

1. **SET** and **RTV** uses the value in a register as the address in **bytes** to retrieve the value from
2. **SETSP** and **RTVSP** adds the stack pointer in **bytes** and the sign-extended immediate in **words** as the address.

The capability of reading odd-byte aligned word depends on the capability of the memory.

## General Purpose Registers

Register	Alias	Usage
x0	a0	Function Argument, Temporary, Return Value
x1	a1	Function Argument, Temporary, Return Value
x2	a2	Function Argument, Temporary, Return Value
x3	a3	Function Argument, Temporary, Return Value
x4	a4	Function Argument, Temporary, Return Value
x5	s0	Saved Value
x6	s1	Saved Value
x7	s2	Saved Value

## Special Registers

Stack Pointer and Program Counter are accessible via their dedicated instructions

- Program Counter can be used via **GETPC**, **SETPC**, **CHGPC**, and **CHGPCI**
- Stack Pointer can be used via **GETSP**, **SETSP**, **CHGSP**, and **CHGSPI**
- Return address is not accessible with single instruction, and should not be accessed.
  - If access is required, a **JUMP-RETURN** pair will place the return address at position 0 on the stack.

These special register values are not accessed or modified via other register instructions.

# Instruction Set

Instruction	Description
ADD	Performs integer addition on the inputs
SUB	Performs integer subtraction on the inputs
AND	Performs bitwise AND on the inputs
OR	Performs bitwise OR on the inputs
XOR	Performs bitwise XOR on the inputs
NAND	Performs bitwise NAND on the inputs
NOR	Performs bitwise NOR on the inputs
XNOR	Performs bitwise XNOR on the inputs
SHIFT	Perform logical shift on the input
ADDI	Adds the input register value with a sign-extended immediate
EQ	Performs a branch if the inputs equal
LT	Performs a branch if the first input is less than the second
NEQ	Performs a branch if the first input is not equal to the second
GEQ	Performs a branch if the first input is greater or equal to the second
GETSP	Stores SP value in destination register
SETSP	Sets SP value with value in input register
CHGSP	Offsets SP value by value in input register
CHGSPI	Offsets SP value by value of the sign-extended immediate
GETPC	Stores PC value to the destination register
SETPC	Sets PC value with value in input register
CHGPC	Offsets PC value by value in input register
CHGPCI	Offsets PC value by value of the sign-extended immediate
JUMP	Store current RA to position 0 of the stack (It is a calling convention to reserve the word at SP as the return address). Set RA to PC + 1 <b>word</b> (the line after jump in caller). Offset PC by the value of sign-extended immediate in <b>words</b> .

RETURN	Sets PC to RA. Release from the stack a number of <b>words</b> equal to the sign-extended immediate value. Restore old RA from the 0 position of the parent's SP.
LU	Sets the upper half of the destination register to be the immediate value, while copying the lower half.
LL	Sets the destination register to be the sign-extended immediate value.
STR	Stores the value of input 2 to the memory address in input 1.
RTV	Gets the value in the memory address stored in input 1 and stores it in the destination register.
STRSP	Stores the value of input 2 to the memory address of SP adding sign-extended immediate value.
RTVSP	Gets the value in the memory address of SP adding sign-extended immediate value and stores it in the destination register.
READ	Read the value from the input line to the destination register.
WRITE	Write the value in input 1 to the output line.



## Instruction Formats

Type	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ØRR	Opcode			Immediate							Input 2			Input 1		
1R	Opcode			F1	Immediate									Input 1		
1W	Opcode			F1	Immediate									Output		
1WR	Opcode			F1	Immediate						Input 1			Output		
2WR	Opcode			F1	F2	Immediate					Input 1			Output		
2W	Opcode			F1	F2	Immediate								Output		
3	Opcode			F1	F2	F3	Immediate									
4WRR	Opcode			F1	F2	F3	F4	Input 2				Input 1			Output	
7RR	Opcode			F1	F2	F3	F4	F7				Input 2			Input 1	
7WR	Opcode			F1	F2	F3	F4	F7				Input 1			Output	
1ØR	Opcode			F1	F2	F3	F4	F7				F1Ø			Input 1	
1ØW	Opcode			F1	F2	F3	F4	F7				F1Ø			Output	

## Opcode & Function Code

<SE> in the description indicates that the immediate is sign-extended.


Mnemonic	Type	Opcode	F1	F2	F3	F4	F7	F10	Full Name
LT	0RR	101							BRANCH LESS THAN
EQ	0RR	100							BRANCH EQUAL
NEQ	0RR	110							BRANCH NOT EQUAL
GEQ	0RR	111							BRANCH GREATER OR EQUAL
STRSP	1R	010	0						STORE REGISTER AT SP OFFSET
RTVSP	1W	010	1						GET VALUE AT SP OFFSET
ADDI	1WR	001	0						ADD WITH IMMEDIATE
LU	2W	000	1	0					LOAD IMMEDIATE UPPER HALF
LL	2W	000	1	1					LOAD IMMEDIATE LOWER HALF
SHIFT	2WR	001	1	0					LOGICAL LEFT SHIFT
RETURN	3	001	1	1	0				RETURN TO PARENT
JUMP	3	001	1	1	1				JUMP TO CHILD
CHGSPI	3	011	1	1	0				CHANGE SP BY IMMEDIATE
CHGPCI	3	011	1	1	1				CHANGE PC BY IMMEDIATE
ADD	4WRR	000	0	0	0	0			ADDITION
AND	4WRR	000	0	0	0	1			BITWISE AND
OR	4WRR	000	0	0	1	0			BITWISE OR
XOR	4WRR	000	0	0	1	1			BITWISE XOR
SUB	4WRR	000	0	1	0	0			SUBTRACTION
NAND	4WRR	000	0	1	0	1			BITWISE NAND
NOR	4WRR	000	0	1	1	0			BITWISE NOR
XNOR	4WRR	000	0	1	1	1			BITWISE XNOR
STR	7RR	011	1	0	0	0	010		STORE REGISTER AT ABSOLUTE ADDRESS

RTV	7WR	011	1	0	0	0	011		GET VALUE AT ABSOLUTE ADDRESS
WRITE	10R	011	1	0	0	0	100	001	WRITE OUTPUT LINE
GETSP	10R	011	1	0	1	0	000	000	GET SP IN REGISTER
GETPC	10R	011	1	0	1	1	000	000	GET PC IN REGISTER
READ	10W	011	1	0	0	0	100	000	READ INPUT LINE
CHGSP	10W	011	1	0	1	0	100	000	CHANGE SP BY REGISTER
SETSP	10W	011	1	0	1	0	100	001	SET SP BY REGISTER
CHGPC	10W	011	1	0	1	1	100	000	CHANGE PC BY REGISTER
SETPC	10W	011	1	0	1	1	100	001	SET PC BY REGISTER

\* Note: RA uses the SP after addition as address to retrieve old RA.

# Memory Map

Note: here, the addresses are in bytes (8 bits), not words (16 bits).



The “Reserved” section is for initializations necessary, such as instruction that stores the initialization of sp and pc and initializing bus registers to 0. Not all space may be used.

## Psuedo-Instructions

LI: Load Immediate

Converts to LL, or LI and LU if the immediate is bigger than 8 bits.

STOP: Permanently halt the program until reset

Can be implemented a number of ways: "EQ x0 x0 0" is one.

## Performance

We measure the performance of our processor based on the execution speed of programs, including relprime, factoring in how fast can it clock.

# Procedure Calling Convention

Procedure calling involves a parent and a child, where the parent prepares the arguments and calls the child, and the child executes code and returns the result. From here on, we will refer to the parent as the caller, and the child as the callee. Note that the calling convention responsibilities are specific to each caller-callee pair, and a function can have responsibilities both as a caller and a callee.

Before a procedure call, the caller does the following:

1. Back up all values that should be retained after the call in a0-a4.
2. Load function arguments in a0 through a4. Additional arguments are passed on the stack.
3. Allocate and reserve the word at location 0 of its stack for storing its parent's return address.

After the jump to callee, it performs the following:

1. If it plans to use any saved registers, it must allocate space on the stack to preserve those values and restore them before it returns.
2. Once computation is complete, put return values in a0 through a4.
3. Call RETURN and release stack space claimed

The processor makes the assumption that when a program returns, it must return to its parent. We applied an optimization which combines multiple actions into single instructions: **JUMP** and **RETURN**. These instructions do the following:

## **JUMP** :

1. Store current value in return address register at stack position 0
2. Store in return address register the new return address (program counter plus 1)
3. Change program counter by number of words specified by the sign-extended immediate

## **RETURN** :

1. Set program counter to value currently in return address register
2. Set return address with value at stack position 0 *after* stack pointer increment.  
Note: The hardware implementation is that address used comes from the adder calculating the increment. The actual stack pointer value will not change until next half cycle.
3. Change stack pointer by number of words specified by the sign-extended immediate

Note that the new values being set into the registers will not be reflected until the next half cycle. As far as this instruction is concerned, the register outputs are the old values.

The **JUMP** and **RETURN** instructions expects that **if a program is a caller, it must reserve position 0 on its stack** for its parent's return address.

It is currently assumed that the processor will only run a single program and put out results a single time at the top level, since it has no parent to return to, and we cannot allow the program counter to continue emitting the value, we have implemented a psuedo-instruction **STOP** to halt the processor and thus have it keep displaying the outputs.

# RTL

## RTL Categories

Category	Instructions
1	Type 0RR: GEQ, NEQ, LT, EQ
2	Type 1R: STRSP
3	Type 1W: RTVSP
4	Type 1WR: ADDI
5	Type 2W: LL
6	Type 2W: LU
7	Type 2WR: SHIFT
8A	Type 3: CHGSPI
8B	Type 3: CHGPCI
9	Type 3: JUMP
10	Type 3: RETURN
11	Type 4WRR: AND, ADD, XOR, OR, NOR, SUB, NAND, XNOR
12	Type 7RR: STR
13	Type 7WR: RTV
14	Type 10R: READ
15A	Type 10R: CHGSP
15B	Type 10R: SETSP
15C	Type 10R: CHGPC
15D	Type 10R: SETPC
16	Type 10W: WRITE
17A	Type 10W: GETSP
17B	Type 10W: GETPC

## Single-Cycle Instruction RTL

Type	RTL	Type	RTL
<b>1</b>  GEQ NEQ LT EQ	<pre> inst = M[PC] newPC = PC + 2 PC = newPC a = R[inst[2:0]] b = R[inst[5:3]] branch = a (cond) b <b>if (branch) then:</b> PC = PC + (SE(inst[12:6])&lt;&lt;1)           </pre>	<b>11</b>  AND ADD XOR OR NOR SUB NAND XNOR	<pre> inst = M[PC] newPC = PC + 2 PC = newPC a = R[inst[5:3]] b = R[inst[8:6]] funcCode = R[inst[13:9]] result = a (op) b R[inst[2:0]] = result           </pre>
<b>2</b>  STRSP	<pre> inst = M[PC] newPC = PC + 2 PC = newPC a = R[inst[2:0]] imm = SE(inst[11:3]) &lt;&lt; 1 address = SP + imm M[address] = a           </pre>	<b>12</b>  STR	<pre> inst = M[PC] newPC = PC + 2 PC = newPC A = inst[2:0] B = inst[5:3] a = R[B] M[A] = a           </pre>
<b>3</b>  RTVSP	<pre> inst = M[PC] newPC = PC + 2 PC = newPC spv = SP imm = SE(inst[11:3]) &lt;&lt; 1 address = spv + imm a = M[address] R[inst[2:0]] = a           </pre>	<b>13</b>  RTV	<pre> inst = M[PC] newPC = PC + 2 PC = newPC A = inst[2:0] B = inst[5:3] a = M[A] R[B] = a           </pre>
<b>4</b>  ADDI	<pre> inst = M[PC] newPC = PC + 2 PC = newPC a = R[inst[5:3]] imm = SE(inst[11:6]) result = a + imm R[inst[2:0]] = result           </pre>	<b>14</b>  READ	<pre> inst = M[PC] newPC = PC + 2 PC = newPC R[inst[2:0]] = ProcessorIn           </pre>
<b>5</b>  LL	<pre> inst = M[PC] newPC = PC + 2 PC = newPC imm = SE(inst[10:3]) R[inst[3:0]] = imm           </pre>	<b>15A</b>  CHGSP	<pre> inst = M[PC] newPC = PC + 2 PC = newPC imm = SE(inst[9:0]) &lt;&lt; 1 oldValue = SP SP = oldValue + R[inst[2:0]]           </pre>

<b>6</b> LU	<pre> inst = M[PC] newPC = PC + 2 PC = newPC imm = inst[10:3] a = R[inst[3:0]] R[inst[3:0]] = {imm[7:0], a[7:0]} </pre>	<b>15B</b> SETSP	<pre> inst = M[PC] newPC = PC + 2 PC = newPC imm = SE(inst[9:0]) &lt;&lt; 1 SP = R[inst[2:0]] </pre>
<b>7</b> SHIFT	<pre> inst = M[PC] newPC = PC + 2 PC = newPC a = R[inst[5:3]] imm = SE(inst[10:6]) shift = a &lt;&lt; imm R[inst[2:0]] = shift </pre>	<b>15C</b> CHGPC	<pre> inst = M[PC] newPC = PC + 2 PC = newPC imm = SE(inst[9:0]) &lt;&lt; 1 oldValue = PC PC = oldValue + R[inst[2:0]] </pre>
<b>8A</b> CHGSPI	<pre> inst = M[PC] newPC = SP + 2 PC = newPC imm = SE(inst[9:0]) &lt;&lt; 1 newVal = SP + imm SP = newVal </pre>	<b>15D</b> SETPC	<pre> inst = M[PC] newPC = PC + 2 PC = newPC imm = SE(inst[9:0]) &lt;&lt; 1 PC = R[inst[2:0]] </pre>
<b>8B</b> CHGPCI	<pre> inst = M[PC] oldPC = PC newPC = PC + 2 PC = newPC imm = SE(inst[9:0]) &lt;&lt; 1 newVal = PC + imm PC = newVal </pre>	<b>16</b> WRITE	<pre> inst = M[PC] newPC = PC + 2 PC = newPC ProcessorOut = R[inst[2:0]] </pre>
<b>9</b> JUMP	<pre> inst = M[PC] M[SP] = RA newRA = PC + 2 RA = newRA newPC = PC + SE(inst[9:0]) &lt;&lt; 1 PC = newPC </pre>	<b>17A</b> GETSP	<pre> inst = M[PC] newPC = PC + 2 PC = newPC R[inst[2:0]] = newSP </pre>
<b>10</b> RETURN	<pre> inst = M[PC] PC = RA imm = SE(inst[9:0]) &lt;&lt; 1 address = SP + imm SP = address newRA = M[address] RA = newRA </pre>	<b>17B</b> GETPC	<pre> inst = M[PC] newPC = PC + 2 PC = newPC R[inst[2:0]] = newPC </pre>



## Multi-Cycle Instruction RTL

Cat.	Cycle 1/2	Cycle 3	Cycle 4	Cycle 5
1	<p>Cycle 1</p> <p>inst = M[PC] newPC = PC + 2</p> <p>-----</p> <p>Cycle 2</p> <p>PC = newPC</p> <p>a = R[inst[2:0]] b = R[inst[5:3]] c = R[inst[8:6]]</p>	imm = SE[inst[9:0]] branch = a (cond) b	if(branch){PC = target}	
2		imm = SE[inst[11:3]] address = SP + imm	M[address] = a	
3		imm = SE[inst[11:3]] address = SP + imm	a = M[address]	
4		imm = SE[inst[11:6]] value = b + imm	R[a] = value	
5		R[inst[2:0]] = imm		
6		R[inst[2:0]]={imm[7:0],a[7:0]}		
7		shift = a << imm	R[inst[2:0]] = shift	
8A		imm = inst[9:0] SP = SP + imm		
8B		imm = inst[9:0] PC = PC + imm		
9	<p>Cycle 2</p> <p>PC = newPC</p> <p>a = R[inst[2:0]] b = R[inst[5:3]] c = R[inst[8:6]]</p>	M[SP] = RA RA = PC + 2 PC = PC + SE(inst[9:0])<<1		
10		imm = SE(inst[9:0]) << 1 address = + imm	SP = address L = M[address]	RA = L
11		res = b (op) c	R[inst[2:0]] = res	
12		M[a] = b		
13		value = M[a]	R[b] = value	
14		R[inst[2:0]] = ProcessorIn		
15A		imm = SE(inst[9:0]) << 1 newSP = SP + R[inst[2:0]]	SP = newSP	
15B		imm = SE(inst[9:0]) << 1 SP = R[inst[2:0]]		
15C		imm = SE(inst[9:0]) << 1 newPC = PC + R[inst[2:0]]	PC = newPC	
15D		imm = SE(inst[9:0]) << 1 PC = R[inst[2:0]]		

16		ProcessorOut = R[inst[2:0]]		
17A		R[inst[2:0]] = SP		
17B		R[inst[2:0]] = PC		

## Write Flags By RTL Category

Category	Write To GP Register	Write To Stack Pointer	Write Alternate Value To Program Counter	Write To Return Address	Write To Memory
1			<b>Conditionally</b>		
2					<b>X</b>
3	<b>X</b>				
4	<b>X</b>				
5	<b>X</b>				
6	<b>X</b>				
7	<b>X</b>				
8A		<b>X</b>			
8B			<b>X</b>		
9			<b>X</b>	<b>X</b>	<b>X</b>
10		<b>X</b>	<b>X</b>	<b>X</b>	
11	<b>X</b>				
12					<b>X</b>
13	<b>X</b>				
14					
15A		<b>X</b>			
15B			<b>X</b>		
16	<b>X</b>				
17	<b>X</b>				

## Immediate Types

**Note: The immediate generator is responsible for shifting the immediate where byte/word conversion is relevant.**

Type	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
M1	Sign Extension								Instruction[12:6]								0
M2	Sign Extension						Instruction[11:3]										0
M3	Sign Extension										Immediate[11:6]						
M4	Sign Extension								Immediate[10:3]								
M5	Sign Extension					Instruction[9:0]										0	

M1 applies to RTL category 1

M2 applies to RTL category 2, 3

M3 applies to RTL category 4

M4 applies to RTL category 5, 6

M5 applies to RTL category 8A, 8B, 9, 10

# RTL Error-Checking Process

## General Syntax Checking:

1. Ensure that only one register retrieval (any reference to register bus R[x] or dedicated registers SP, RA, and PC) occurs on a given line
2. 3-bit sequences of instruction bits (e.g. inst[2:0]) should only be accessed when loading from a register. Longer sequences are immediates and can be accessed directly
3. Make sure sign extension <SE> and bit-shifting are noted as needed (see instruction format) when handling immediates

## RTL Error-Checking:


1. Write a complete instruction in machine code. Separate it bitwise by different components of the instruction (e.g. clearly label opcode, rs1, etc.)
2. Then, use it to step by the instruction line-by-line. For every RTL instruction, write the instruction itself along with the following:
  - a. If the RTL references some portion of inst[], write those bits of inst out where they are referenced, or draw an arrow to the portion of the instruction they are referenced.
  - b. Draw a stack frame indicating the current position of the SP and RA and any values that were pushed onto/retrieved from the stack with that instruction.
  - c. Draw a basic diagram of the register file and update it with the relevant values being loaded/stored.
  - d. If the instruction uses a component such as the ALU, make note of the inputs and outputs to this component.
3. After doing this for all RTL instructions, look at the final state of the stack and registers to verify that your instruction does what you intended it to do.

## RTL Naming Convention

1. Output wires of components are denoted in the “RTL Symbols” column of the above table.
2. Access to the bus registers (x0-x11) is denoted by R[address], access to the dedicated registers RA, SP, and PC are denoted directly by mnemonic
3. Access to data memory is denoted by M[address]

# Datapath

Our processor uses a single-cycle datapath.



Note: PCOutSelect MUX is also attached to the Forcing PC MUX

## Control Signals

Name	Description
RAWrite	Writes <code>in[15:0]</code> to RA Register when high
SPWrite	Writes <code>in[15:0]</code> to SP Register when high
MemoryWrite	Writes <code>in[15:0]</code> to <code>writeAddress[15:0]</code> when high
RegisterWrite	Writes <code>in[15:0]</code> to register specified by <code>inst[2:0]</code> when high
PCOutSelect	<p>Determines source of PC register input</p> <p>0: Default value; the next PC instruction will default to the old instruction run through an adder value fixed to 2 (PC Adder)</p> <p>1: When a branch instruction or CHGPC instruction that directly modifies the PC is executed, setting PC input to the ALU output</p> <p>2: When RETURN is called, sets PC input RAs output value</p> <p>3: When JUMP is called, sets PC output to bus register output</p>
ForcePCAlternate	<p>0: If PC source from PC Adder (PCOutSelect = 0)</p> <p>1: If any alternate PC source other than the standard adder is used (when PCOutSelect= 1-3). This prevents the branching logic from being activated if a non-branch instruction is executed.</p>
RegisterOut	<p>Determines input source to the data written to bus registers</p> <p>0: Memory output (for RTV)</p> <p>1: ALUOutput (for 4WRR logic/arithmetic instructions)</p> <p>2: <code>immOut[7:0],R0[7:0]</code> (for LU)</p> <p>3: <code>immOut</code> (for LL)</p> <p>4: <code>shiftOut</code> (for SHIFT)</p> <p>5: SP output (for GETSP)</p> <p>6: PC output (for GETPC)</p> <p>7: <code>inputLine</code> (for READ)</p>
ALUIn2	<p>Determines source of second operand for ALU</p> <p>0: <code>immOut</code> (e.g. ADDI, CHGPCI)</p> <p>1: Register 2 read output (e.g. 4WRRs)</p> <p>2: Register 0 read output (e.g. CHGSP)</p>
ALUIn1	<p>Determines source of first operand for ALU</p> <p>0: PC output (e.g. to calc. branch target for</p>

	successful branches, CHGPCI) 1: SP output (e.g. CHGSP) 2: Register read output 1 (e.g. Type 4WRR)
MemoryAddr	Determines source of address that will be written to in memory 0: Register output 1 (for STR) 1: SP (for JUMP) 2: ALUOut (for STRSP) (becomes a Don't Care if memWrite is low)
MemoryOut	Determines source of input that will be written to memory 0: Register output 0 (for STRSP) 1: Register output 1 (for STR) 2: RA (for JUMP)  (becomes a Don't Care if memWrite is low)
RAOut	Determines source of RA input 0: memOut (for RETURN) 1: PC Adder (pcOut+2) (for JUMP)
SPOut	Determines source of SP input 0: ALUOut (for CHGSP) 1: Register read output 0 (for SETSP)

## Datapath Implementation Plan

We are overall taking a bottom-up approach to implementing the datapath, starting with the smallest subcomponents possible. We will perform integration tests on any components that use more than one subcomponent.

ALU:

- In our implementation, the instruction decoder is built into the ALU. The main ALU\_Control unit inside the ALU decodes the instruction and sets the appropriate read/write flags. The ALU itself is subdivided into the 4 ALUs outlined in the component list, and then combined into a fully operational L\_ALU\_Complex, where instruction[15:0] will be appropriately parsed and the appropriate function code passed to the appropriate sub-ALU (along with the appropriate read/write flags being set as the ALU output travels elsewhere in the processor).

Registers:

- The main bus registers (x0-x11) will be stored in a Register File that has an array of register subcomponents.
- PC, RA, and SP, as shown, are dedicated registers accessible at any time via their own dedicated commands (e.g. CHGPC, CHGSP, and Branching commands for the RA).



# Unit Testing Plan

## Dedicated Registers (SP/RA/PC):

- Ensure that reset works: load value into register, set reset to high for few cycles, and ensure register is cleared

## Register File:

- Ensure output ports work: Manually set each bus register  $n=0-7$  to some unique magic number. For sel0, sel1, and sel2, set them to each bus register 0-7 and ensure their corresponding output port has the correct value.
- Ensure write works: For each bus register  $n=0-7$ , set sel0 to  $n$  and set regWrite to high. Input a dedicated magic number to din and examine the register after each cycle to ensure it has been written.

## Control:

- Parse an assembled instruction of each type into inst[0:15] to the control. Check all of the flag outputs to ensure that they are correct.

## Comparator: T\_C\_Comparator.v

- For each branch type (each opcode), pass in two in0 and in1 value combinations: one that should pass the test and one that should fail the test. Check that the boolean output equals the expected value.

## ALU: T\_C\_ALU.v

- For each ALU opcode, check two value combinations: one that yields a positive result, and one that yields a negative result. Check that the result is expected.

## Memory:

- We use a dual port dual clock memory. Port A has writing permanently disabled and is only used for reading instructions. As port A updates on positive clock edges only, our test bench makes sure that we can read data correctly via the same.
- For port B, which updates its values on negative clock edges, we first write data via it to the memory file and then check whether we can read the data that we wrote, all on negative clock edges.
- We do not check every location in memory exhaustively, but simply make sure that basic operations for each port work and the step-like update pattern is being adhered to.

# Integration Testing Plan

Our overall testing strategy is to start with the simplest components (in our cases, the dedicated registers). We will introduce the more complicated components: the value router and control, at the end, manually routing bits for each instruction until they are introduced.

## Stage 0: PC

- We will test basic PC functionality. The PCOutSelect mux will be hard-coded to 0 ( $PC=PC+2$ ), and we will ensure that the PC increments by 2 each cycle.

## Stage 1: Register File

- We will introduce the register file.
- We will set PCOutSelect to 3, indicating register output as PC source. We will set register 5 to a magic number  $n$  and simulate a SETPC command by inputting 5 to in0 of the file, checking to make sure that that  $n$  is the new PC.

## Stage 2: SP Register

- We will introduce the SP register. We will set SPOutSelect to 1 (input source = from register output 0) and follow the procedure described in Stage 1, ensuring that the SP can receive a bus register value.

### Stage 3: RA+Memory

- We will introduce the RA register and Memory.
- We will test basic loads from memory by forcing the RA input flag (RAOutSelect) to 0 (memOut). We will initialize the RA to 0, then store a magic number at a given address in memory and feed this address into memoryIn, checking RAOut to ensure that this number is the RA's new value.
- We will set PCOutSelect to 2 and ensure that the PC is able to receive the RA's value.
- We will test all functions of memory writing: we'll set memWrite to high and test all possible codes of MemoryOutSelect as follows:
  - We will simulate a STR command by setting MemoryOutSelect to 1 and storing some magic number n in register 5 and magic address a in register 6. We will set sel0 to n and sel1 to 6 and ensure that n has been written to a in memory.
  - We will simulate a JUMP command by setting MemoryOutSelect to 2, the RA to some magic number n, and the SP to some number m. We will ensure that n is written to memory location m.

### Stage 4: ALU

- We will introduce the ALU, manually routing the correct values to the ALU inputs until the router is introduced.
- We will test a simulated 4WRR instruction, ensuring that a register can receive ALU output.
- We will set PCOutSelect to 1 and simulate a CHGPCI command, ensuring that the PC can receive ALU output.
- We will set SPOut to 0 and simulate a CHGSP command, ensuring that the SP can receive ALU output.

### Stage 5: Router and Decoder

- We will repeat stages 0-4 with the Decoder and Router units attached, this time loading in each whole instruction to text memory and allowing it to be decoded and routed rather than manually setting values.

### Stage 6: Comparator

- We will introduce the Comparator.
- We will simulate one EQ command ("BEQ x0 x1 5", with "10" loaded in x0 and "20" loaded in x1) that will fail. We will check the value of the PC, ensuring it is 2 higher than the previous cycle.
- We will simulate one EQ command ("BEQ x0 x1 5", with "10" loaded in x0 and "10" loaded in x1) that will pass. We will check the value of the PC, ensuring it is 10 higher than the previous cycle.

## Component Descriptions

Component	Input	Outputs	RTL Symbols
Register	din[15:0] clk rst load save	dout[15:0]	SP PC RA
Register File	readSel1[2:0] readSel2[2:0] readSel3[2:0] writeSel[2:0] readEnable writeEnable	regOut1[15:0], regOut2[15:0], regOut3[15:0]	R[x]

Shifter	shiftIn[15:0] shiftImm[7:0]	shiftOut[15:0]	
ALU	in0[15:0] in1[15:0] op[2:0]	dout[15:0]	+, -, &, ^,
Comparator	in0[15:0] in1[15:0] op[2:0]	out myBoolean	
Data Memory	i_addr[15:0] d_addr[15:0] in_data[15:0] read write	i_data[15:0] d_data[15:0]	MEM[x]

# Appendix A: Assembled Instructions

## Type 0RR

**EQ a0 a3 5**

Bits	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
Usage	Opcode			Immediate							Input 2			Input 1		
Value	1	0	0	0	0	0	0	1	0	1	0	1	1	0	0	0
Meaning	-			<SE> Immediate: 5							Input 2: a3			Input 1: a0		

## Type 1WR

**ADDI x3 x5 -11**

Bits	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
Usage	Opcode			F1	Immediate						Input 1			Output		
Value	0	0	1	0	1	1	0	1	0	1	1	0	1	0	1	1
Meaning	-				<SE> Immediate: -11						Input 1: x5			Output: x3		

## Type 1R

**STRSP s0 3**

Bits	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
Usage	Opcode			F1	Immediate									Input 1		
Value	0	1	0	0	0	0	0	0	0	0	0	1	1	1	0	1
Meaning	-				<SE> Immediate: 3									Input 1: s0		

## Type 1W

**RTVSP s1 2**

Bits	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
Usage	Opcode			F1	Immediate									Output		
Value	0	1	0	1	0	0	0	0	0	0	0	1	0	1	1	0
Meaning	-				<SE> Immediate: 2									Output: s1		

## Type 2W

### LL a3 17

Bits	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
Usage	Opcode			F1	F2	Immediate								Output		
Value	0	0	0	1	1	0	0	0	1	0	0	0	1	0	1	1
Meaning	-					<SE> Immediate: 17								Output: a3		

## Type 2WR

### SHIFT a1 s2 16

Bits	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
Usage	Opcode			F1	F2	Immediate					Input 1			Output		
Value	0	0	1	1	0	0	1	0	0	0	1	1	1	0	0	1
Meaning	-					<SE> Immediate: 16					Input 1: s2			Output: a1		

## Type 3

### JUMP 177

Bits	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
Usage	Opcode			F1	F2	F3	Immediate									
Value	0	0	1	1	1	1	0	0	1	0	1	1	0	0	0	1
Meaning	-					<SE> Immediate: 177										

## Type 4WRR

### ADD x1 x3 x5

Bits	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
Usage	Opcode			F1	F2	F3	F4	Input 2			Input 1			Output		
Value	0	0	0	0	0	0	0	1	0	1	0	1	1	0	0	1
Meaning	-							Input 2: x5			Input 1: x3			Output: x1		

## Type 7RR

### STR s1 s0

Bits	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
Usage	Opcode			F1	F2	F3	F4	F7			Input 2			Input 1		
Value	0	1	1	1	0	0	0	0	1	0	1	0	1	1	1	0
Meaning	-										Input 2: s0			Input 1: s1		

## Type 7WR

### RTV s0 s1

Bits	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
Usage	Opcode			F1	F2	F3	F4	F7			Input 2			Input 1		
Value	0	1	1	1	0	0	0	0	1	1	1	1	0	1	0	1
Meaning	-										Input 2: s1			Input 1: s0		

## Type 10R

### SETSP a0

Bits	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
Usage	Opcode			F1	F2	F3	F4	F7			F10			Input 1		
Value	0	1	1	1	0	1	0	1	0	0	0	0	1	0	0	0
Meaning	-													Input 1: a0		

## Type 10W

### GETSP a2

Bits	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
Usage	Opcode			F1	F2	F3	F4	F7			F10			Output		
Value	0	1	1	1	0	1	0	0	0	0	0	0	0	0	1	0
Meaning	-													Output: a2		

## Appendix B: Single Input RelPrime

We demonstrate the workings of our processor with the following instruction:

```
void main() {
    int result = relPrime(30);
}

int relPrime(int n) {
    int m= 2;
    while (gcd(n, m) != 1) { // n is the input from the outside world
        m = m + 1;
    }
    return m;
}

int gcd(int a, int b) {
    if (a == 0) {
        return b;
    }

    while (b != 0) {
        if (a > b) {
            a = a - b;
        } else {
            b = b - a;
        }
    }

    return a;
}
```

Address	Assembly	Machine Code	Comments
0x0100	li a0 6	0001 1000 1111 0000	Input 6
0x0102	jump 2	0011 1100 0000 0010	
0x0104	stop	1000 0000 0000 0000	Assembled as <code>eq x0 x0 0</code> ; halts the program indefinitely.
			Start of RelPrime
0x0106	chgspl -3	0111 1011 1111 1101	Allocate 3 words of stack space for the program

			Saves on stack:
			(0) Relprime parent's return address. Saving this is automated by instruction <b>JUMP</b> .
0x0108	strsp s0 1	0100 0000 0000 1101	(1) Original Value in S0
0x010A	strsp s1 2	0100 0000 0001 0110	(2) Original Value in S1
0x010C	addi s0 a0 0	0010 0000 0000 0101	s0 stores input
0x010E	li s1 2	0001 1000 0001 0110	s1 stores current tested number
0x0110	li a3 1	0001 1000 0000 1011	# Load in the constant 1
0x0112	addi a0 s0 0	0010 0000 0010 1000	Prior to procedure call, store input a0 in s0
0x0114	addi a1 s1 0	0010 0000 0011 0001	Prior to procedure call, store input a1 in s1
0x0116	jump 8	0011 1100 0000 1000	Go forward 8 words to call GCD
0x0118	eq a0 a3 3	1000 0001 0100 0011	After return, the GCD is in a0. If the GCD equals 1, the number currently tested (s1) is relatively prime to our target. In this case, we jump forward 3 words to return
0x011A	addi s1 s1 1	0010 0000 0111 0110	Otherwise, we need to keep searching. Increment the current tested number.
0x011C	chgp ci -5	0111 1111 1111 1011	Go back 5 words to the start of loop
0x011E	addi a0 s1 0	0010 0000 0011 0000	Put return value in a0
0x0120	rtvsp s0 1	0101 0000 0000 1101	Restore original value in s0
0x0122	rtvsp s1 2	0101 0000 0001 0110	Restore original value in s1
0x0124	return 3	0011 1000 0000 0110	Return to parent (main) and moves stack pointer by 3 words
			Start of GCD
0x0126	li a2 0	0001 1000 0000	Load constant 0 for comparison



		0110	
0x0128	neq a2 a0 3	1100 0000 1101 0000	If a0 is already zero, simply return a1.
0x012A	addi a0 a1 0	0010 0000 0000 1000	Load a1 into a0 for return
0x012C	return 0	0011 1000 0000 0000	Return to parent (RelPrime). No stack space was allocated, so none needs returned.
0x012E	eq a1 a2 6	1000 0001 1000 1100	If b equals 0, the loop is done. Jump to the end.
0x0130	geq a1 a0 3	1110 0001 1000 1001	Go to the else clause if a is less than or equal to b. Otherwise, proceed to then clause.
0x0132	sub a0 a0 a1	0000 1000 0100 0000	Subtract b from a
0x0134	chgpci -3	0111 1111 1111 1101	Repeat loop
0x0136	sub a1 a1 a0	0000 1000 0000 1001	Subtract a from b
0x0138	chgpci -5	0111 1111 1111 1011	Repeat loop
0x013A	return 0	0011 1000 0000 0000	Return to parent (RelPrime). No stack space was allocated, so none needs returned.

# Appendix C: Sample Operations

## Iteration

The following code segment is roughly equivalent to this Java code:

```
int x = 7;
for(int i = 0; i<10; i++){
    x = x + 2;
}
```

Address	Assembly	Machine Code	Comments
0x0100	li a0 7	0001 1000 0011 1000	# # a0 = x, initialized to 7
0x0102	li a1 10	0001 1000 0011 1000	# a1 = 10
0x0104	li a2 0	0001 1000 0000 0010	# # a2 = i, initialized to 0
0x0106	geq a2 a1 4	1110 0001 0000 1010	# # if i>= 10, we are done, jump forward 4 instructions
0x0108	addi a0 a0 2	0010 0000 1000 0000	# # a += 2
0x010A	chgp ci -3	0111 1111 1111 1101	# # go to start of loop

## Loading Large Immediates

```
int number = 12007;
```

```
12007 = 0b0010111011100111
```

Address	Assembly	Machine Code	Comments
0x0100	ll a0 -25	0001 1111 0011 1000	# Loads lower 8 bits into a0 (0b11100111 = 231)
0x0102	lu a0 46	0001 0001 0111 0000	# Loads upper 8 bits into a0 (0b00101110 = 46)

## Conditionals (if/else/then)

The following assembly is roughly equivalent to this Java code:

```
if(x >= y){  
    x++;  
}  
else {  
    x-;  
}
```

Address	Assembly	Machine Code	Comments
0x0100	lt a0 a1 3	1010 0000 1100 1000	# # x++
0x0102	addi a0 a0 1	0010 0000 0100 0000	# # skip over else block
0x0104	chgpci 2	0111 1100 0000 0010	# # x--
0x0106	addi a0 a0 -1	0010 1111 1100 0000	

## Procedure Calling

```
void main() {
    int product = mult(9, 15);
}

int mult(int a, int b) {
    int result = 0;
    for(int i = 0; i < b; i++){
        result+=a;
    }
    return result;
}
```

Address	Assembly	Machine Code	Comments
0x0100	li a0 9	0001 1000 0100 1000	Main
0x0102	li a1 15	0001 1000 0111 1001	
0x0104	jump 2	0011 1100 0000 0010	
0x0106	stop	1000 0000 0000 0000	
0x0108	li a2 0	0001 1000 0000 0010	# # multiplication # # arguments in a0 and a1 # # result in a2 # # i in a3 # # nothing on stack
0x010A	li a3 0	0001 1000 0000 0011	
0x010C	# geq a3 a1 4	1110 0001 0000 1011	# # if i >= b, leave loop and return
0x010E	add a2 a2 a0	0000 0000 0001 0010	# # result += a
0x0110	addi a3 a3 1	0010 0000 0101 1011	# i++
0x0112	chgp ci -3	0111 1111 1111 1101	# loop back
0x0114	addi a0 a2 0	0010 0000 0001 0000	# # store return value in a0
0x0116	return 0	0011 1000 0000 0000	

## Backup & Restore of Saved Registers

Note that this is a flawed program that does not work when the input is negative. This is reflected in the assembled program as well.

```
void main() {
    int seriesSum = getSeriesSum(7);
}

int getSeriesSum(int in) {
    if (in == 0) {
        return in;
    }
    int myNum = in;
    in = in - 1;
    return (myNum + getSeriesSum(in));
}
```

Address	Assembly	Machine Code	Comments
0x0100	li a0 7	0001 1000 0011 1000	
0x0102	jump 2	0011 1100 0000 0010	
0x0104	stop	1000 0000 0000 0000	
0x0106	li a1 0	0001 1000 0000 0001	
0x0108	neq a0 a1 2	1100 0000 1000 1000	
0x010A	return 0	0011 1000 0000 0000	
0x010C	chgspl -2	0111 1011 1111 1110	# # allocate space on stack
0x010E	strspl s0 1	0100 0000 0000 1101	# # back up mynum
0x0110	addi s0 a0 0	0010 0000 0000 0101	# in = in - 1
0x0112	addi a0 a0 -1	0010 1111 1100 0000	
0x0114	jump -6	0011 1111 1111 1010	# call itself
0x0116	add a0 a0 s0	0000 0001 0100 0000	# add mynum to return value
0x0118	rtvsl s0 1	0101 0000 0000 1101	# put back old s0
0x011A	return 2	0011 1000 0000 0010	# go to parent

## Appendix D: Instruction Description

Mnemonic	Type	Opcode	F1	F2	F3	F4	F7	F10	Description
ADD	4WRR	000	0	0	0	0			Dest = Input 1 + Input 2
AND	4WRR	000	0	0	0	1			Dest = Input 1 AND Input 2
OR	4WRR	000	0	0	1	0			Dest = Input 1 OR Input 2
XOR	4WRR	000	0	0	1	1			Dest = Input 1 XOR Input 2
SUB	4WRR	000	0	1	0	0			Dest = Input 1 - Input 2
NAND	4WRR	000	0	1	0	1			Dest = Input 1 NAND Input 2
NOR	4WRR	000	0	1	1	0			Dest = Input 1 NOR Input 2
XNOR	4WRR	000	0	1	1	1			Dest = Input 1 XNOR Input 2
LU	2W	000	1	0					Dest[0:7] = IMMEDIATE[0:7] Dest[8:15] = Dest[8:15]
LL	2W	000	1	1					Dest = <SE>IMM
ADDI	1WR	001	0						Dest = Input 1 + <SE>IMM
SHIFT	2WR	001	1	0					Shift input 1 <SE> IMMEDIATE bits left and store in output. Perform a right shift if the immediate is negative. Fill with zeroes.
RETURN	3	001	1	1	0				PC = RA SP = SP + <SE>IMM << 1 RA = M[SP]*
JUMP	3	001	1	1	1				M[SP] = RA RA = PC+2 PC = PC + <SE>IMM << 1
STRSP	1R	010	0						M[SP + <SE>IMM << 1] = Input1
RTVSP	1W	010	1						Dest = M[SP + <SE>IMM]
STR	7RR	011	1	0	0	0	010		M[Input 1] = Input 2
RTV	7WR	011	1	0	0	0	011		Dest = M[Input 1]

READ	10W	011	1	0	0	0	100	000	Output = IN
WRITE	10R	011	1	0	0	0	100	001	OUT = Input 1
GETSP	10R	011	1	0	1	0	000	000	Dest = SP
CHGSP	10W	011	1	0	1	0	100	000	SP = SP + Input 1
SETSP	10W	011	1	0	1	0	100	001	SP = Input 1
GETPC	10R	011	1	0	1	1	000	000	Dest = PC
CHGPC	10W	011	1	0	1	1	100	000	PC = PC + Input 1
SETPC	10W	011	1	0	1	1	100	001	PC = Input 1
CHGSPI	3	011	1	1	0				SP = SP + <SE>IMM
CHGPCI	3	011	1	1	1				PC = PC + <SE> IMM
EQ	0RR	100							If Input 1 = Input 2 PC = PC + <SE>IMM << 1
LT	0RR	101							If Input 1 < Input 2 PC = PC + <SE>IMM << 1
NEQ	0RR	110							If Input 1 != Input 2 PC = PC + <SE>IMM << 1
GEQ	0RR	111							If Input 1 >= Input 2 PC = PC + <SE>IMM << 1