VHDL Moore FSMs

Agostini Federico

1 Code of break_measure.vhd architecture

```
library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
2
3
  -- Uncomment the following library declaration if using
4
   -- arithmetic functions with Signed or Unsigned values
   use IEEE.NUMERIC STD.ALL;
6
   - Uncomment the following library declaration if instantiating
8
9
   -- any Xilinx leaf cells in this code.
   --library UNISIM;
10
   --- use UNISIM. VComponents. all;
11
12
   entity break measure is
13
      generic(DONE TIME : integer := 100);
14
                 : in std logic;
     Port (clk
15
                  : in std logic;
16
            pulses in : in std logic;
                                                         -- Counter input
17
            count out : out unsigned (5 downto 0); -- break time measurement in clock cycles
18
                        : out std logic);
                                                         - Calculation done
            done out
19
   end break measure;
20
   architecture Behavioral of break measure is
23
24
                      WRITE YOUR CODE HERE
25
26
   COMPONENT ila 1
27
   PORT (
28
             clk : IN STD LOGIC;
29
            probe0 : IN STD_LOGIC_VECTOR(0 DOWNIO 0); — pulses_in probe1 : IN STD_LOGIC_VECTOR(0 DOWNIO 0); — pulses_p probe2 : IN STD_LOGIC_VECTOR(5 DOWNIO 0); — count probe3 : IN STD_LOGIC_VECTOR(0 DOWNIO 0); — done
30
31
32
33
            probe4 : IN STD LOGIC VECTOR(2 DOWNIO 0) -- state
34
35
   END COMPONENT ;
36
37
   signal pulses_p : std_logic;
38
   39
40
   type state is (s idle, s count, s led); -- idle
41
                                                 -- [falling pulses]
43
                                                 -- counting
                                                 -- [rising pulses]
44
                                                 -- led
45
```

```
signal state fsm : state;
46
47
    begin
48
49
    p_fsm : process(clk, rst, pulses_in) is
50
    variable cnt : integer;
51
    begin
52
       if rst = '1' then
53
          state\_fsm \le s\_idle;
54
          \operatorname{cnt} := 0;
55
       elsif rising_edge(clk) then
56
57
          pulses_p <= pulses_in;</pre>
58
          \mathbf{case} \ \ \mathbf{state\_fsm} \ \ \mathbf{is}
59
60
          \mathbf{when} \ \mathbf{s\_idle} \implies
61
             if pulses_in = '0' and pulses_p = '1' then -- simulate falling_edge(pulses_in)
62
               state_fsm <= s_count;
63
             else
64
               state_fsm <= s_idle;
65
            end if;
66
            cnt := 0;
67
            count \ll to unsigned(0, 6);
68
            done <= '0';
69
70
71
          \mathbf{when} \ \ \mathbf{s\_count} \ \Longrightarrow
             if pulses_in = '1' and pulses_p = '0' then -- simulate rising_edge(pulses_in)
72
               state\_fsm \le s\_led;
73
             else
74
               state\_fsm \le s\_count;
75
            end if;
76
            count <= count + 1;
77
78
          when s led \Rightarrow
79
             \textbf{if} \ \ \overline{cnt} \ < \ DONE \ TIME - 1 \ \textbf{then}
80
               cnt := cnt + 1;
81
               state fsm \le s led;
82
             else
83
               state fsm <= s idle;
84
            end if;
85
            done <= '1';
86
87
          end case;
88
89
       end if;
90
91
    end process;
92
93
    count out <= count;</pre>
94
     done\_out \ <= \ done \, ;
95
96
     ila : ila 1
97
      PORT MAP (
98
             clk \implies clk,
99
             probe0(0) \Rightarrow pulses in,
100
             probe1(0) \Rightarrow pulses p,
101
                         => std logic vector(count),
102
            probe2
            probe3(0) \implies done,
103
```

```
probe4 => std_logic_vector(to_unsigned(state 'pos(state_fsm),3))
    );
end Behavioral;
```

2 Screenshot of ILA




Figura 1: Screenshot of ILA triggered in the rising edge of the done_out signal. The count and state_fsm signals are represented as Unsigned