EN 2111 – Electronic Circuit Design UART Implementation in FPGA



Department of Electronic and Telecommunication Engineering University of Moratuwa, Sri Lanka

Group 33

Submitted by

Wickramasinghe S.D. 220701X Weragoda W.A.A.P. 220692R Wijenayaka M.B.T.I. 220711D

Submitted on May 22, 2025

Contents

1	Introduction	2
2	UART Transceiver Design	3
	2.1 UART Configuration	3
	2.2 UART Transmitter	3
	2.3 UART Receiver	4
3	Testbench Development	7
	3.1 Testbench Configuration	8
4	ModelSim Simulation	10

1 Introduction

UART, or Universal Asynchronous Receiver—Transmitter, is one of the world's most-used hardware communication protocols. It is a serial, full-duplex protocol that can be configured to operate at various baud rates. "Asynchronous" means there is no shared clock signal on the transmission medium; instead, both ends must agree on the same baud rate to correctly sample the bit stream.

In a typical UART design, the Transmitter (Tx) and Receiver (Rx) are implemented as separate modules. The Tx converts parallel data from a host bus into a serial bit stream, inserting start, stop, and optional parity bits. The Rx detects framing boundaries in the incoming serial stream, samples each bit at the configured baud rate, and reconstructs the original parallel word.

- Transmitter (Tx): Encodes parallel data into a serial format with start/stop bits.
- Receiver (Rx): Detects start bit, samples data bits, checks stop bit, and outputs parallel data.




Figure 1: Conventional UART with separate Tx and Rx connected to a data bus

In this assignment, we go beyond the conventional split design by integrating both transmitter and receiver into a single *transceiver* module. This unified approach shares clock-division logic, control signals, and I/O buffers, thereby reducing resource utilization on the FPGA and simplifying timing coordination between Tx and Rx paths.

The objectives of this work are to:

- 1. Develop a Verilog RTL implementation of a fully integrated UART transceiver
- 2. Create a comprehensive testbench using Verilog, with waveform inspection in ModelSim, to verify protocol compliance, timing accuracy, and error detection.
- 3. Synthesize and deploy the transceiver design onto a DE0-Nano FPGA board, perform hardware-in-the-loop validation with peer devices, and capture real-time serial waveforms on an oscilloscope.

By combining Tx and Rx into a single RTL block, this design not only conserves FPGA logic resources but also ensures tight synchronization and simpler integration into larger serial-communication subsystems.

2 UART Transceiver Design

2.1 UART Configuration

This UART transceiver uses a common baud-rate generator and I/O buffering for both TX and RX. The configuration parameters are:

- System clock: clk
- Reset: active-low rst_n
- Baud Rate: defined by

$$\mathtt{CLKS_PER_BIT} = \frac{\mathtt{CLK_FREQ}}{\mathtt{BAUD_RATE}} = \frac{50\,000\,000}{115\,200}$$

- Default parameters:
 - $\text{CLK_FREQ} = 50\,000\,000\,(50\,\text{MHz})$
 - BAUD_RATE = 115200 bps

2.2 UART Transmitter

The transmitter FSM has four states controlling the serial output tx and busy flag tx_busy:

- IDLE:
 - Drive tx = 1 (line idle)
 - Clear tx_clk_count and tx_bit_count
 - Wait for tx_start && !tx_busy to latch tx_data into tx_shift_reg and assert tx_busy
- START:
 - Drive tx = 0 for one bit period
 - Increment tx_clk_count until it reaches CLKS_PER_BIT 1, then reset counter and move to DATA
- DATA:
 - Drive tx = tx_shift_reg[0] (LSB first)
 - On each full bit period, shift tx_shift_reg right by one and increment tx_bit_count
 - After 8 bits, transition to STOP
- STOP:
 - Drive tx = 1 for one bit period
 - At end of period, deassert tx_busy and return to IDLE

2.3 UART Receiver

The receiver FSM samples the synchronized input rx_d2 at mid-bit times and assembles bytes:

• Input Synchronization:

- Two-flip-flop synchronizer (rx_d1, rx_d2) to avoid metastability

• IDLE:

- Wait for rx_d2 == 0 (start-bit falling edge)
- Reset rx_clk_count and rx_bit_count

• START:

- Count to midpoint: $CLKS_PER_BIT 12$
- Verify rx_d2 still low; if valid, wait remainder of bit period then go to DATA
- On false start, return to IDLE

• DATA:

- At each mid-bit point, sample rx_d2 into the MSB of rx_shift_reg and shift existing bits down
- After 8 bits, transition to STOP

• STOP:

- Wait one full bit period, then assert rx_done for one clock and transfer rx_shift_reg to rx_data
- Return to IDLE

```
module uart_transceiver(
1
                              // System clock
     input wire
                    clk,
2
     input wire
                     rst_n,
                              // Active low reset
3
     // UART TX Interface
4
     input wire tx_start, // Start transmission
5
                              // Data to transmit
     input wire [7:0] tx_data,
6
                    tx_busy, // Transmitter busy flag
     output reg
7
     output reg
                              // Serial TX output
                     tx,
8
     // UART RX Interface
                          // Serial RX input
     input wire
                     rx,
10
                    rx_done, // Reception complete flag
     output reg
11
     output reg [7:0] rx_data // Received data byte
12
    );
13
14
     // Parameters
15
     16
^{17}
     localparam CLKS_PER_BIT = CLK_FREQ / BAUD_RATE;
18
```

```
19
       // State definitions
20
       localparam IDLE = 2'b00;
21
       localparam START = 2'b01;
22
       localparam DATA = 2'b10;
23
       localparam STOP = 2'b11;
24
25
       // TX registers
26
       reg [1:0] tx_state;
       reg [15:0] tx_clk_count;
28
       reg [2:0] tx_bit_count;
29
       reg [7:0] tx_shift_reg;
30
31
       // RX registers
32
       reg [1:0] rx_state;
33
       reg [15:0] rx_clk_count;
       reg [2:0] rx_bit_count;
35
       reg [7:0] rx_shift_reg;
36
                   rx_d1, rx_d2;
                                               // Double-flop synchronizer
       reg
37
38
       // Synchronize RX
39
       always @(posedge clk or negedge rst_n) begin
40
         if (!rst_n) begin
41
           rx_d1 <= 1'b1;
42
           rx_d2 <= 1'b1;
43
         end else begin
44
           rx_d1 <= rx;
45
           rx_d2 <= rx_d1;
46
         end
47
       end
48
49
       // TX State Machine
50
       always @(posedge clk or negedge rst_n) begin
51
         if (!rst_n) begin
52
           tx_state
                          <= IDLE;
53
           tx_clk_count <= 0;</pre>
54
           tx_bit_count <= 0;</pre>
55
           tx_busy
                          <= 1'b0;
56
                          <= 1'b1;
           tx
57
           tx_shift_reg <= 8'h00;</pre>
58
         end else begin
59
           case (tx_state)
60
              IDLE: begin
61
62
                tx
                               <= 1'b1;
                tx_clk_count <= 0;</pre>
                tx_bit_count <= 0;</pre>
64
                if (tx_start && !tx_busy) begin
65
                  tx_busy
                                <= 1'b1;
66
67
                  tx_shift_reg <= tx_data;</pre>
                               <= START;
                  tx_state
```

```
end
69
               end
70
               START: begin
71
                 tx <= 1'b0;
72
                 if (tx_clk_count < CLKS_PER_BIT-1) tx_clk_count <= tx_clk_count + 1;
73
                 else begin
74
                   tx_clk_count <= 0;</pre>
75
                   tx_state
                                 <= DATA;
76
                 end
77
               end
78
               DATA: begin
79
                 tx <= tx_shift_reg[0];</pre>
80
                 if (tx_clk_count < CLKS_PER_BIT-1) tx_clk_count <= tx_clk_count + 1;</pre>
81
                 else begin
82
                   tx_clk_count <= 0;</pre>
83
                   tx_shift_reg <= {1'b0, tx_shift_reg[7:1]};</pre>
                   if (tx_bit_count < 7) tx_bit_count <= tx_bit_count + 1;</pre>
85
                   else begin
86
                     tx_bit_count <= 0;</pre>
87
                     tx_state
                                   <= STOP;
88
89
                   end
                 end
90
               end
91
               STOP: begin
92
                 tx <= 1'b1;
93
                 if (tx_clk_count < CLKS_PER_BIT-1) tx_clk_count <= tx_clk_count + 1;
94
                 else begin
95
                   tx_clk_count <= 0;</pre>
96
                   tx_busy
                                  <= 1'b0;
97
                                  <= IDLE;
                   tx_state
98
                 end
99
               end
100
            endcase
101
          end
102
        end
103
104
        // RX State Machine
105
        always @(posedge clk or negedge rst_n) begin
106
          if (!rst_n) begin
107
                            <= IDLE;
            rx_state
108
            rx_clk_count <= 0;
109
            rx_bit_count <= 0;</pre>
110
            rx_done
                             <= 1'b0;
111
112
            rx_data
                            <= 8'h00;
            rx_shift_reg <= 8'h00;
          end else begin
114
            if (rx_done) rx_done <= 1'b0;</pre>
115
            case (rx_state)
116
              IDLE: begin
117
                 rx_clk_count <= 0;
118
```

```
rx_bit_count <= 0;</pre>
119
                 if (rx_d2 == 1'b0) rx_state <= START;</pre>
120
               end
121
               START: begin
                 if (rx_clk_count == (CLKS_PER_BIT-1)/2) begin
123
                   if (rx_d2 == 1'b0) rx_clk_count <= rx_clk_count + 1;</pre>
124
                   else rx_state <= IDLE;</pre>
125
                 end else if (rx_clk_count < CLKS_PER_BIT-1) rx_clk_count <= rx_clk_count + 1;
126
                 else begin
                   rx_clk_count <= 0;
128
                   rx_state
                                  <= DATA;
                 end
130
               end
131
               DATA: begin
132
                 if (rx_clk_count == (CLKS_PER_BIT-1)/2) begin
133
                   rx_shift_reg <= {rx_d2, rx_shift_reg[7:1]};</pre>
                   rx_clk_count <= rx_clk_count + 1;</pre>
135
                 end else if (rx_clk_count < CLKS_PER_BIT-1) rx_clk_count <= rx_clk_count + 1;
136
                 else begin
137
                   rx_clk_count <= 0;
138
                   if (rx_bit_count < 7) rx_bit_count <= rx_bit_count + 1;</pre>
                   else begin
140
                     rx_bit_count <= 0;</pre>
141
                     rx_state
                                  <= STOP;
142
                   end
143
                 end
144
               end
145
               STOP: begin
146
                 if (rx_clk_count < CLKS_PER_BIT-1) rx_clk_count <= rx_clk_count + 1;
147
                 else begin
148
                   rx_done <= 1'b1;
149
                   rx_data <= rx_shift_reg;
150
                   rx_state <= IDLE;</pre>
                 end
152
               end
153
            endcase
154
          end
155
        end
156
      endmodule
157
```

Listing 1: UART Transceiver Snippet

3 Testbench Development

To verify the UART implementation, a Verilog testbench (uart_tb) was written to simulate end-to-end loopback transmission and reception of ten predefined byte patterns.

3.1 Testbench Configuration

The testbench instantiates the DUT with:

- .CLK_FREQ = 50_000_000 and .BAUD_RATE = 115200.
- tx_out connected to rx via a loopback wire.
- A 50 MHz clock generated by toggling clk every 10 ns.
- rst_n pulsed at time zero to reset the DUT.
- An array of ten test vectors (test_data[0:9]).

During simulation, each byte is sent when tx_busy is low and tx_start is pulsed; reception is signaled by rx_done, and rx_data is compared to tx_data. Any mismatch reports a failure.

```
`timescale 1ns/1ps
1
     module uart_tb();
2
3
       // Parameters
4
       parameter CLK_PERIOD = 20;
                                               // 50 MHz clock
5
       parameter BAUD_RATE = 115200;
6
       parameter BIT_PERIOD = 1000000000 / BAUD_RATE;
7
8
       // Clock and Reset
       reg clk = 0;
10
       reg rst_n = 0;
11
12
       // Transmitter Signals
13
                  tx_start = 0;
14
       reg [7:0] tx_data = 8'd0;
       wire
                  tx_busy;
16
       wire
                  tx_out;
17
18
       // Receiver Signals
19
       wire
                   rx_done;
20
       wire [7:0] rx_data;
21
22
       // Loopback connection
23
       wire rx_in = tx_out;
24
25
       // Test Data
26
       reg [7:0] test_data [0:9];
       integer
                  i;
28
29
       // Device Under Test
30
       uart_transceiver #(
31
         .CLK_FREQ (50_000_000),
         .BAUD_RATE(BAUD_RATE)
33
       ) dut (
34
```

```
.clk
                    (clk),
35
         .rst_n
                    (rst_n),
36
         .tx_start (tx_start),
37
                    (tx_data),
         .tx_data
38
         .tx_busy
                   (tx_busy),
39
                    (tx_out),
         .tx
40
         .rx
                    (rx_in),
41
         .rx_done
                    (rx_done),
42
                    (rx_data)
         .rx_data
43
       );
44
45
       // Clock Generator
46
       always #(CLK_PERIOD/2) clk = ~clk;
47
48
       // Waveform Dump
49
       initial begin
         $dumpfile("uart_transceiver_tb.vcd");
51
         $dumpvars(0, uart_tb);
52
       end
53
54
       // Monitor Received Data
55
       always @(posedge rx_done) begin
56
         $display("Time %Ot: Received Ox%h", $time, rx_data);
57
         if (rx_data == tx_data)
58
           $display("Status: PASS");
59
60
           $display("Status: FAIL - Expected: 0x%h, Got: 0x%h", tx_data, rx_data);
61
       end
62
63
       // Test Procedure
64
       initial begin
65
         // Initialize test data
66
         test_data[0] = 8'h55; test_data[1] = 8'hAA;
67
         test_data[2] = 8'h00; test_data[3] = 8'hFF;
68
         test_data[4] = 8'h01; test_data[5] = 8'h80;
69
         test_data[6] = 8'h33; test_data[7] = 8'hCC;
70
         test_data[8] = 8'hA5; test_data[9] = 8'h5A;
71
72
         // Apply reset
73
         #100; rst_n = 1; #100;
74
75
         // Loop through test vectors
76
         for (i = 0; i < 10; i = i + 1) begin
77
           wait (!tx_busy);
78
           @(posedge clk);
80
           tx_data = test_data[i];
81
           tx_start = 1;
82
           $display("\nTime %0t: Sending 0x%h", $time, tx_data);
83
```

```
@(posedge clk);
85
            tx_start = 0;
86
87
            wait (rx_done);
            #100;
89
          end
90
91
          // Done
92
         #5000;
93
         $display("\nUART Transceiver Test Complete");
94
         $finish;
       end
96
97
     endmodule
98
```

Listing 2: Testbench Snippet

4 ModelSim Simulation

The UART transceiver was validated in ModelSim using a 50 MHz clock and a 115 200 baud loopback test. Figure 2 shows the captured waveform for a sequence of transmitted bytes. Each 10-bit frame (1 start bit, 8 data bits LSB-first, 1 stop bit) is sent and immediately received, confirming correct timing, bit ordering, and data integrity across all test vectors.




Figure 2: ModelSim waveform of UART loopback at 115 200 baud

