

Introduction to PLL


Ahmed Ashry

Outline (1/6) (1) The need for PLL. •Why PLL is needed? •Why not simple Oscillator? •Why not simple VCO?

Outline 1. The need for PLL 2. PLL Specifications 3. PLL Structure 4. Type-I PLL Design 5. More PLL Types 6. Exercise (written + Matlab)

Ahmed Ashry

Introduction to PLI





LO needed





- Very accurate.
 - Example: GSM 900MHz \pm 0.1ppm = \pm 90Hz
 - On-chip LC oscillator = $\pm 10\% = \pm 90MHz$
 - Crystal Oscillators (XO) are accurate, but:
 - Low Frequency ~ 10MHz.
 - Fixed.
- Programmable:
 - It is always needed to change the channel.
 - XOs are fixed.
 - What about VCO (Voltage Controlled Oscillator)?


Introduction to PLL























What is "Phase"? • It is simply the number of cycles. • 1 cycle = 2π • If the frequency is constant: $\varphi(t) = \omega \cdot t + \varphi_o$ • Or, generally: $\varphi(t) = \int_0^t \omega(t) \cdot dt$ $\omega(t) = \frac{d}{dt} \phi(t)$ Introduction to PLL • It is simply the number of cycles. $V(t) = A \cdot \sin(\omega \cdot t + \varphi_o)$ • Or, generally: $V(t) = A \cdot \sin(\varphi(t))$ • Or, generally: $\varphi(t) = \int_0^t \omega(t) \cdot dt$ • Or, generally:


(3) PLL Structure. •PLL Block diagram. •PLL Linear Model. •PLL Main Blocks. •PLL Simple Design. •PLL Phase Noise


Introduction to PLL












PLL Blocks (3-LPF)




- Filters the PD output.
- Weak filtering (Wide BW) leads to "Spurs".

Ahmed Ashry

- Small BW leads to longer settling time.
- Filter structure determines PLL type.







Introduction to PLL

- Output frequency f_{out}
- Channel spacing. df






-N=?Steps:



Introduction to PLL

• $N=f_{out}/f_{ref}$



PLL Blocks (4-VCO)




- VCO: Voltage Controlled Oscillator.
- Kvco: VCO sensitivity.







$$\varphi(s) = \frac{K_{VCO}}{s} \cdot V_C$$




Ahmed Ashry Introduction to PLI

Fractional PLL



- What if the required channel spacing is smaller than the available reference frequency?
 - Solution (1): Fractional-N PLL (out of our lecture scope)
 - Solution (2): Reference division:



Introduction to PLL

Design Example



- Design a PLL for GSM (fout = 900MHz, df=200kHz)
- Available reference is 13MHz.
- Solution:
 - -M=13MHz/200kHz = 65
 - -N = 900MHz/200kHz = 4500




Introduction to PLL

Ahmed Ashry

PLL Phase noise (1) **L** 6 PLL phase noise is mainly due to main sources: 1. Reference (input) Divider Low phase noise (clean source). Noise gain (N). Low-pass Filter. 2. VCO REF (LPF) 20log(N Higher phase noise. Unity noise gain. High-pass Filter. frequency (log scale) Ahmed Ashry Introduction to PLI

Each noise source is shaped with the corresponding transfer function Reference: Gain=N LPF. (Close-in noise) VCO: Gain=1 HPF (Far-out noise) It is clear that (N) and (BW) determine PLL Phase Noise.





Type I PLL

 $K_{vco}=2\pi K_o$

Divider

- Type I means there is only "one" integrator, which is the VCO itself.
- Very simple structure.
- Rarely used in communication systems. (Type-II is preferred)
- Open-loop gain:






Introduction to PLL

Ahmed Ashry

Type I PLL



Open loop gain:

feedback system

Second order

$$A(s) = \frac{K}{s(1 + sRC)}$$

Closed loop gain:

$$B(s) = N \frac{A(s)}{1 + A(s)}$$

$$B(s) = N \frac{\omega_n^2}{s^2 + 2\xi \omega_n s + \omega_n^2}$$

Natural frequency:

Divider

$$\omega_n = \sqrt{\frac{K}{RC}}$$


LIB

• Damping coefficient:

$$\xi = \frac{1}{2\sqrt{K \cdot RC}}$$

Introduction to PLI

Zeta effect ξ Low values cause 0.04 overshoot 0.035 • High values § 0.025 cause slow settling 0.01 0.003 • Optimum is 0.707 Time (sec) Ahmed Ashry Introduction to PLL



PLL Type-I Design (1)



- Given:
 - Output frequency f_{out}
 - Channel spacing. df
 - Settling time. $t_{\rm s}$
 - XOR detector
- Required:
 - $-f_{ref}$ =?
 - -N=?
 - $-K_o=?$

Introduction to PLL

Ahmed Ashry

Divider

PLL Type-I Design (2)



Steps:

$$f_{ref} = df$$

$$N=f_{out}/f_{ref}$$

$$f_n = 1/t_s$$

$$\omega_n = 2\pi \cdot f_n \qquad \qquad \xi = 0.707$$

$$\xi = 0.707$$

$$RC = \frac{1}{2\xi\omega_n} \qquad K = \frac{\omega_n}{2\xi}$$

$$K = \frac{\omega_n}{2\xi}$$

• XOR detector $-> K_d = Vdd/\pi$

$$K_{vco} = \frac{N \cdot K}{K_d}$$

Introduction to PLL

Ahmed Ashry

Exercise 1



- Design a type-I PLL with the following specifications:
 - Output center frequency 60MHz.
 - Channel spacing 1MHz.
 - Settling time 20us

Solution (1)



- $f_{ref} = df = 1MHz$
- $N = f_{out} / f_{ref} = 60 \text{MHz/1MHz} = 60$
- $f_n = 1/t_s = 50kHz$

$$\omega_n = 2\pi \cdot f_n = 310kr/s \qquad \xi = 0.707$$

$$RC = \frac{1}{2\xi\omega_n} = 2.3\mu s \qquad K = \frac{\omega_n}{2\xi} = 220kr/s$$

$$K = \frac{\omega_n}{2\xi} = 220kr/s$$

$$R = 1k\Omega$$
 $C = 2.3nF$

Introduction to PLL

Ahmed Ashry

Introduction to PLL


Solution (2)





$$K_{vco} = \frac{N \cdot K}{K_d} = 35M(r/s)/V$$

$$K_o = \frac{K_{vco}}{2\pi} = 5.6MHz/V$$

Introduction to PLL







Type-I Limitations (1)



Open loop gain:

$$A(s) = \frac{K}{s(1 + sRC)}$$

· Phase error:

$$E(s) = \frac{1}{1 + A(s)}$$

$$E(s) = \frac{s \cdot \left(s + \frac{1}{RC}\right)}{s^2 + 2\xi \omega_n s + \omega_n^2}$$

• Phase step:

$$\theta_{in}(s) = \frac{\Delta \varphi}{s}$$

• Error due to phase step:

$$\theta_e(s) = \frac{\left(s + \frac{1}{RC}\right) \cdot \Delta \varphi}{s^2 + 2\xi \omega_n s + \omega_n^2}$$

$$\theta_e(s)|_{s=0} \neq 0$$
 $\theta_e(t)|_{t=\infty} \neq 0$

$$\theta_e(t)\Big|_{t=\infty} \neq 0$$

• Steady-state error.

Introduction to PLL

Ahmed Ashry

Type-I Limitations (2)



- Solution:
 - Add extra pole at origin, i.e. additional integrator.
 - This adds additional "s" to the equation:

$$E(s) = \frac{s^2 \cdot \left(s + \frac{1}{RC}\right)}{s^2 + 2\xi \omega_n s + \omega_n^2} \qquad \theta_e(s) = \frac{s\left(s + \frac{1}{RC}\right) \cdot \Delta \varphi}{s^2 + 2\xi \omega_n s + \omega_n^2} \qquad \theta_e(s)\Big|_{s=0} = 0$$

$$\theta_e(s) = \frac{s(s + \frac{1}{RC}) \cdot \Delta \varphi}{s^2 + 2\xi \alpha s + \omega^2}$$

– Now, we have "2" poles at origin (Filter + VCO) → Type-II

Introduction to PLI

Ahmed Ashry


Type-II Filter Implementation (1)



- Integrator: Capacitor.
- But, with 2 poles at origin, the root-locus lies on the imaginary axis.
- The PLL is unstable (marginally).
- · Filter modification is needed.



$$Z(s) = \frac{1}{s \cdot C}$$



Introduction to PLL


Ahmed Ashry


Type-II Filter Implementation (2)




- · Adding extra RC section.
- Adds additional pole and zero.
- Z<P → system is conditionally stable.
- By proper design, the desired BW and damping coefficient (zeta) can be obtained.










Introduction to PLL









References



- "Introduction to Charge Pump PLL Frequency Synthesizers", Ayman Ahmed, Si-Ware Systems.
- National Application Note:

http://www.national.com/an/AN/AN-1001.pdf#page=1

• Fujitsu Application Note:

http://www.siliconrfsystems.com/Papers/U11614%20PLL%20Basics-%20Fujitsu.pdf

Introduction to PLL

Ahmed Ashry



Thank you

Questions?

Introduction to PLL