

Data sheet acquired from Harris Semiconductor SCHS043B – Revised July 2003

# CMOS Micropower Phase-Locked Loop

Phase-Locked Loop (PLL) consists of a low-power, linear voltage-controlled oscillator (VCO) and two different phase comparators having a common signal-input amplifier and a common comparator input. A 5.2-V zener diode is provided for supply regulation if necessary.

The CD4046B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).


### VCO Section

The VCO requires one external capacitor C1 and one or two external resistors (R1 or R1 and R2). Resistor R1 and capacitor C1 determine the frequency range of the VCO and resistor R2 enables the VCO to have a frequency offset if required. The high input impedance (1012 $\Omega$ ) of the VCO simplifies the design of low-pass filters by permitting the designer a wide choice of resistor-tocapacitor ratios. In order not to load the low-pass filter, a source-follower output of the VCO input voltage is provided at terminal 10 (DEMODULATED OUTPUT). If this terminal is used, a load resistor (RS) of 10  $k\Omega$  or more should be connected from this terminal to VSS. If unused this terminal should be left open. The VCO can be connected either directly or through frequency dividers to the comparator input of the phase comparators. A full C'MOS logic swing is available at the output of the VCO and allows direct coupling to frequency dividers such as the RCA-CD4024, CD4018, CD4020, CD4022, CD4029, and CD4059 One or more CD4018 (Presettable Divide-by-N Counter) or CD4029 (Presettable Up/Down Counter), or CD4059A (Programmable Divide-by-"N" Counter), together with the CD4046B (Phase-Locked Loop) can be used to build a micropower low-frequency synthesizer. A logic 0 on the INHIBIT input "enables" the VCO and the source follower, while a logic 1 "turns off" both to minimize stand-by power consump-

# CD4046B Types


#### Features:


- Very low power consumption:
   70 μW (typ.) at VCO f<sub>o</sub> = 10 kHz, V<sub>DD</sub> = 5 V
- Operating frequency range up to 1.4 MHz (typ.) at  $V_{DD} = 10 \text{ V}$ , RI = 5 k $\Omega$
- Low frequency drift: 0.04%/°-C (typ.) at V<sub>DD</sub> = 10 V
- Choice of two phase comparators:
   Exclusive-OR network (I)
   Edge-controlled memory network with phase-pulse output for lock indication (II)
- High VCO linearity: <1% (typ.) at VDD = 10 V</p>
- VCO inhibit control for ON-OFF keying and ultra-low standby power consumption
- Source-follower output of VCO control input (Demod. output)
- Zener diode to assist supply regulation
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



#### Applications:

- FM demodulator and modulator
- Frequency synthesis and multiplication
- Frequency discriminator
- Data synchronization
- Voltage-to-frequency conversion
- Tone decoding
- FSK Modems
- **■** Signal conditioning
- (See ICAN-6101) "RCA COS/MOS Phase-Locked Loop — A Versatile Building Block for Micropower Digital and Analog Applications"





9208-29172

Fig.1 - CMOS phase-locked loop block diagram. ....

# MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)

0.5V to +20V	Voltages referenced to VSS Terminal)
0.5V to V <sub>DD</sub> +0.5V	INPUT VOLTAGE RANGE, ALL INPUTS
±10mA	
	POWER DISSIPATION PER PACKAGE (PD):
500mW	For T <sub>A</sub> = -55°C to +100°C
Derate Linearity at 12mW/°C to 200mW	
	DEVICE DISSIPATION PER OUTPUT TRANSIST
E (All Package Types)	FOR TA = FULL PACKAGE-TEMPERATURE R
55°C to +125°C	OPERATING-TEMPERATURE RANGE (TA)
65°C to +150°C	STORAGE TEMPERATURE RANGE (Tstg)
	LEAD TEMPERATURE (DURING SOLDERING):
case for 10s max+265°C	At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) (

# Phase Comparators

The phase-comparator signal input (terminal 14) can be direct-coupled provided the signal swing is within CMOS logic levels [logic "0" ≤30% (VDD-VSS), logic "1" ≥ 70% (VDD-VSS)]. For smaller swings the signal must be capacitively coupled to the self-biasing amplifier at the signal input.

Phase comparator I is an exclusive-OR network; it operates analagously to an overdriven balanced mixer. To maximize the lock range, the signal and comparator-input frequencies must have a 50% duty cycle. With no signal or noise on the signal input, this phase comparator has an average output voltage equal to VDD/2. The low-pass filter connected to the output of phase comparator

RECOMMENDED OPERATING CONDITIONS at  $T_A$  = Full Package-Temperature Range For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	UNITS	
	Min.	Max.	
Supply-Voltage Range VCO Section:			
As Fixed Oscillator	3	18	1
Phased-Lock-Loop Operation	5	18	l v
Supply-Voltage Range Phase Comparator Section:			1
Comparators	3	18	
VCO Operation	5	18	1 43 1

#### **DESIGN INFORMATION**

This information is a guide for approximating the values of external components for the CD4046B in a Phase-Locked-Loop system.

The selected external components must be within the following ranges:

 $5~\text{k}\Omega \leqslant \text{R1, R2, R}_\text{S} \leqslant 1~\text{M}\Omega$  C1  $\geqslant$  100 pF at  $\text{V}_\text{DD} \geqslant 5~\text{V};$  C1  $\geqslant$  50 pF at  $\text{V}_\text{DD} \geqslant$  10 V

Characteristics	Phase Comparator Used	Design Inf	ormation
		VCO WITHOUT OFFSET R <sub>2</sub> = ∞	VCO WITH OFFSET
VCO Frequency	1	TMIN VDD/2 VDD VCO INPUT VOLTAGE	100/2 VDD VCO IMPUT VOLTABE 92CS-20012NI
	2	Same as for No.1	
For No Signal Input	1	VCO will adjust to center from	
<del></del>	2	VCO will adjust to lowest of	
Frequency Lock	1	2 fL = full VCO frequency r 2 fL = fmax-fmin	ange
Range, 2 fL	2	Same as for No.1	
Frequency Capture Range, 2 f <sub>C</sub>	1	IN R3 OUT	(1), (2) $2 f_{C} \approx \frac{1}{\pi} \sqrt{\frac{2\pi f_{L}}{\tau 1}}$
Loop Filter Component Selection		IN R3 OUT	For 2 f <sub>C</sub> , see Ref. (2)
	2	f <sub>C</sub> = f <sub>L</sub>	
Phase Angle Between Signal and Comparator	1	90° at center frequency (fo) and 180° at ends of lock ran	approximating 0°
gilar and comparator	2	Always 0° in lock	J- 1- 1,r
Locks On Harmonic of	. 1	Ye	S .
Center Frequency	2	No	
Signal Input	1	Hig	h
Noise Rejection	2	Lov	w

For further information, see

- (1) F. Gardner, "Phase-Lock Techniques" John Wiley and Sons, New York, 1966
- (2) G. S. Moschytz, "Miniaturized RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.

I supplies the averaged voltage to the VCO input, and causes the VCO to oscillate at the center frequency (f<sub>0</sub>).

The frequency range of input signals on which the PLL will lock if it was initially out of lock is defined as the frequency capture range (2f<sub>C</sub>).

The frequency range of input signals on which the loop will stay locked if it was initially in lock is defined as the frequency lock range ( $2f_L$ ). The capture range is  $\leq$  the lock range.

With phase comparator I the range of frequencies over which the PLL can acquire lock (capture range) is dependent on the low-pass-filter characteristics, and can be made as large as the lock range. Phase-comparator I enables a PLL system to remain in lock in spite of high amounts of noise in the input signal.

One characteristic of this type of phase comparator is that it may lock onto input frequencies that are close to harmonics of the VCO center-frequency. A second characteristic is that the phase angle between the signal and the comparator input varies between  $0^{\rm O}$  and  $180^{\rm O}$ , and is  $90^{\rm O}$  at the center frequency. Fig. 2 shows the typical, triangular, phase-to-output response characteristic of phase-comparator I. Typical waveforms for a CMOS phase-locked-loop employing phase comparator I in locked condition of  $f_{\rm O}$  is shown in Fig. 3.




Fig.2 - Phase-comparator I characteristics at low-pass filter output.




Fig. 3—Typical waveforms for CMOS phase-locked loop employing phase comparator in locked condition of f<sub>0</sub>.

Phase-comparator II is an edge-controlled digital memory network. It consists of four flip-flop stages, control gating, and a three-state output circuit comprising p- and n-type drivers having a common output node. When the p-MOS or n-MOS drivers are ON they pull the output up to VDD or down to VSS, respectively. This type of phase comparator acts only on the positive edges of the signal and comparator inputs. The duty cycles of the signal and comparator inputs are not important since positive transitions

CHARAC- TERISTIC	CONI	OITIO	NS	LIMI	TS AT II	NDICATI	ED TEM	IPERA	TURES (	°C)	NIT
•	ν <sub>ο</sub> (ν)	V <sub>IN</sub>	V <sub>DD</sub>	-55	-40	+85	+125	Min.	+25 Tue	Mex.	s
VCO Section		(4)	107		40	700	7120	MHN.	Тур.	MEX.	<u> </u>
<del></del>	0.4	_ ^ E	5	0.64	0.04	0.40	0.00	0.54	· •		γ-
Output Low	0.4	0,5 0,10	10	0.64	0.61 1.5	0.42	0.36	0.51	1		ł
(Sink) Current	1.5	0.15	15	1.6 4.2	4	1.1 2.8	0.9 2.4	1.3°	2.6 6.8	_	ł
<del></del>	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		ļ,,
Output High (Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	<del>-</del>	<b>l</b> ‴
Current,	9.5	0.10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		ł
IOH Min.	13.5	0.15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	<del>-</del>	ł
Output Voltage:	Term. 4	0.5	5		0	.05			0	0.05	H
Low-Level,	driving	0,10	10			.05			0	0.05	1
VOL Max.	смоѕ	0.15	15	-		.05	-		0	0.05	l
	l	0,5	5	<b> </b>		.95		4.95	5	0.00	ł۲
Output Voltage:	e.g.	0,10	10	<del>                                     </del>		95		9.95	10		l
High-Level, VOH Min.	Term.3	0,15	15			95		14.95	15	-	
Input Current I <sub>IN</sub> Max.	_	0,18	18	±0.1	±0.1	±1	±1	_	±10 <sup>—5</sup>	±0.,1	μ
Phase Comparator S	ection				:	*	<u> </u>	•	•		_
Total Device	<u> </u>	0,5	5			0.2		-	0.1	0.2	Т
Current, IDD Max.	_	0,10	10			1			0.5	1	١,,
Term. 14 open,	_	0,15	15	i e		1.5			0.75	1.5	ľ
Term. 5 = V <sub>DD</sub>	_	0,20	20			4 =:	7		2	4	1
	_	0,5	5			20		-	10	20	T
Term. 14 = V <sub>SS</sub>		0,10	10	<u> </u>		40		-	20	40	۱,
or V <sub>DD</sub> , Term. 5	<u> </u>	0,15	15	<del>                                     </del>		80			40	80	ľ
= V <sub>DD</sub>	_	0,20	20			160			80	160	1
	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	t
Output Low (Sink) Current	0.5	0.10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	1
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	$\vdash$	1
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	<del></del>	l
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	<del>-</del>	ľ
Current	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3			ı
I <sub>OH</sub> Min.	13.5	0,15	15	-4.2	-1.5	-2.8	-2.4	-3.4		=	ł
DC-Coupled Signal Input and Comparator Input Voltage Sensitivity Low Level VIL Max.	0545	_ _ _	5 10			1.5			<u>-</u> -	1.5 3	
	0.5,4.5	<u> </u>	5			3.5	<del>                                     </del>	3.5	<del> </del>	<del>  _</del>	1
High Level	1,9	<del>-</del>	10			3.5		3.5	┝ <u>╌</u>	⊢	1
V <sub>IH</sub> Min.	. 1.37					. /		. /		. –	Ł

control the PLL system utilizing this type of comparator. If the signal-input frequency is higher than the comparator-input frequency, the p-type output griver is maintained ON most of the time, and both the n and p drivers OFF (3 state) the remainder

of the time. If the signal-input frequency is lower than the comparator-input frequency, the n-type output driver is maintained ON most of the time, and both the n and p drivers OFF (3 state) the remainder of the time. If the signal- and comparator-

input frequencies are the same, but the signal input lags the comparator input in phase, the n-type output driver is maintained ON for a time corresponding to the phase difference. If the signal- and comparator-input frequencies are the same, but

#### STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CO	NDITIO	NS	LIM	ITS AT II	S AT INDICATED TEMPERATURES (°C)							
	V <sub>O</sub>	VIN	VDD								+25		s
	(S)	(V)	(V)	-55	<b>–4</b> 0	+85	+125	Min.	Тур.	Max.	]		
Phase Comparator	Section	(cont'd	)										
Input Current IJN Max. (except Term.14)	ı	0,18	18	±0.1	±0,1	±1	±1		±10 <sup>-5</sup>	±0.1	μΑ		
3-State Leakage Current, IOUT Max.	0,18	0,18	18	±0.1	±0.1	±0.2	±0.2		±10 <sup>-5</sup>	±0.1	μА		

<sup>\*</sup>Limit determined by minimum feasible leakage current measurement for automatic testing.

ELECTRICAL CHARACTERISTICS at  $T_{\Delta} = 25^{\circ}C$ 

CHARAG-	ļ		1			LIMITS		!
TERISTIC	TEST	CONDIT	V <sub>DD</sub>		LL TYP	ES	UNITS	
<u> </u>	l			(V)	Min.	Typ.	Max.	<u> </u>
VCO Section			· 					
Operating Power	f <sub>o</sub> = 10 kHz R <sub>2</sub> = ∞	R <sub>1</sub> =		5 10	_	70 800	140 1600	ŀ
Dissipation, P <sub>D</sub>	2	vco <sub>IN</sub> =	2	15	-	3000	6000	
Maximum	C <sub>1</sub> =50 pF			. 5	0.3	0.6	-	
Operating	R <sub>2</sub> = ∞	R <sub>1</sub> = 1	10 kΩ	10	0.6	1.2	. –	
Frequency f <sub>max</sub>	vco <sup>IN</sup> =A <sup>DD</sup>			15	8.0	1.6		MHz
	C <sub>1</sub> = 50 pF			5	0.5	0.8	-	""
	R <sub>2</sub> = ∞	R <sub>1</sub> = !	5 kΩ	10	1	1.4	-	
+	vco <sub>IN</sub> =v <sub>DD</sub>			15.	1.4	2.4		L
Center Frequency (f <sub>O</sub> ) and Frequency Range (f <sub>max</sub> -f <sub>min</sub> )	Programmal		S	mponents See Design	s R1, F	R2, and C	1.	
	VCO <sub>IN</sub> = 2.5 V		R <sub>1</sub> =10 kΩ	5	-	1.7		
	=5∨±		= 100 kΩ		_	0.5		
Linearity			=400 kΩ	10		4		%
			= 100 kΩ			0.5	-	
	= 7.5 V	±5 V,	= 1 MΩ	15	_	7		
Temperature – Frequency Stability: No Frequency Offset fmin = 0				5 10 15	. 111	±0.12 ±0.04 ±0.015		%/°C
Frequency Offset fMIN ≠ 0				5 10 15		±0.09 ±0.07 ±0.03	1 - 1	767 C
Output Duty Cycle			***	5,10,15	-	50	_	%
Output Transition Times, tTHL, tTLH				5 10 15	  -	100 50 40	200 100 80	ns

the comparator input lags the signal in phase, the p-type output driver is maintained ON for a time corresponding to the phase difference. Subsequently, the capacitor voltage of the low-pass filter connected to this phase comparator is adjusted until the signal and comparator inputs are equal in both phase and frequency. At this stable point both pand n-type output drivers remain OFF and thus the phase comparator output becomes an open circuit and holds the voltage on the capacitor of the low-pass filter constant. Moreover the signal at the "phase pulses" output is a high level which can be used for indicating a locked condition. Thus, for phase comparator II, no phase difference exists between signal and comparator input over the full VCO frequency range. Moreover, the power dissipation due to the lowpass filter is reduced when this type of phase comparator is used because both the p- and n-type output drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range. independent of the low-pass filter. With no signal present at the signal input, the VCO is adjusted to its lowest frequency for phase comparator II. Fig. 10 shows typical waveforms for a CMOS PLL employing phase comparator II in a locked condition.




Fig. 4 - Typical center frequency as a function of C1 and R1 at V<sub>DD</sub> = 5 V, 10 V, and 15 V.




Fig. 5 — Center frequency as a function of C1 and R1 for ambient temperatures of -55°C to 125°C.

ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARAC-			l .	<u> </u>			
TERISTIC	TES	VDD	ALL TYP			UNITS	
VCO Section (cont	<u> </u>		(V)	Min.	Тур.	Max.	
	<u> </u>		<del></del>				
Source-Follower Output (Demodulated Output): Offset Voltage  VCOIN-VDEM	RS	5 10 15	-	1.8 1.8 1.8	2.5 2.5 2.5	· V	
Linearity	R <sub>S</sub> =100 kΩ = 300 kΩ =500 kΩ	VCO <sub>IN</sub> = 2.5±0.3 V = 5±2.5 V = 7.5± 5 V	5 10 15	<del>-</del>	0.3 0.7 0.9	- -	%
Zener Diode Voltage (V <sub>Z</sub> )	IZ	= 50 μΑ		4.45	5.5	6.15	v
Zener Dynamic Resistance, R <sub>z</sub>	l <sub>2</sub>	= 1 mA		_	40		Ω
Phase Comparator S	ection						
Term. 14 (SIGNAL IN) Input Resistance R <sub>14</sub>			5 10 15	1 0.2 0.1	2 0.4 0.2	- - -	МΩ
AC Coupled Signal Input Voltage Sensitivity* (peakto-peak)	fIN sine	5 10 15	- - -	180 330 900	360 660 1800	mV	
Propagation Delay Times, Terms. 14 to 1: High to Low Level, tpHL		5 10 15	- - -	225 100 65	450 200 130	ns	
Low to High Level, tpLH			5 10 15	- - -	350 150 100	700 300 200	ns
3-State Propagation Delay Times, Terms. 3 to 13: High Level to High Impedance,  tPHZ			5 10 15		225 100 95	450 200 190	ns
Terms. 14 to 13: Low Level to High Impedance, tpLZ					285 130 95	570 260 190	ns
Input Rise or Fall Times, t <sub>r</sub> , t <sub>f</sub> Comparator Input, Term. 3	See Fig. 5 fo	5 10 15	  -  -	_ _ _	50 1 0.3	μs	
Signal Input, Term. 14			5 10 15	_ _ _	- - -	500 20 2.5	μs
Output Transition Times, t <sub>THL</sub> , t <sub>TL</sub>	1		5 10 15	- - -	100 50 40	200 100 80	ns

<sup>\*</sup> For sine wave, the frequency must be greater than 10 kHz for Phase Comparator II.




Fig. 6 — Typical frequency offset as a function of C1 and R2 for  $V_{DD}$  = 5 V, 10 V, and 15 V.




Fig. 7 — Frequency offset as a function of C1 and R2 for embient temperetures of -55°C to 125°C.




Fig. 8 — Typical f<sub>MAX</sub>/f<sub>MIN</sub> as a function of R2/R1.




Fig. 9 – Typical VCO power dissipation at center frequency as a function of R1.




Fig. 10 - Typical waveforms for COS/MOS phase-locked loop employing phase comparator II in locked condition.




Fig. 11 — Phase comparator II output loading circuit.




Fig. 13 – Typical source follower power dissipation as a function of Rs.





Fig. 14 — AC-coupled signal input voltage as a function of signal input frequency.



Dimensions and pad layout for CD4046BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3})$  inch).




Fig. 12 – Typical VCO power dissipation at f<sub>MIN</sub> as a function of R2.




Fig. 15 — Typical VCO linearity as a function of R1 and C1 at V<sub>DD</sub> = 10 V.




Fig. 16 – Typical VCO linearity as a function of R1 and C1 at  $V_{DD}$  = 15 V.