

# Very Low Power CMOS SRAM 32K X 8 bit

Pb-Free and Green package materials are compliant to RoHS

**BS62LV256** 

#### **■ FEATURES**

• Wide V<sub>CC</sub> operation voltage: 2.4V ~ 5.5V

Very low power consumption :

V<sub>CC</sub> = 3.0V Operation current : 25mA (Max.) at 70ns

1mA (Max.) at 1MHz

Standby current: 0.4/0.7uA(Max.) at 70°C/85°C

V<sub>CC</sub> = 5.0V Operation current : 40mA (Max.) at 55ns

2mA (Max.) at 1MHz

Standby current: 4/5uA (Max.) at 70°C/85°C

· High speed access time :

 $\begin{array}{lll} -55 & 55 \text{ns(Max.) at V}_{\text{CC}} : 4.5 \text{~-} 5.5 \text{V} \\ -70 & 70 \text{ns(Max.) at V}_{\text{CC}} : 3.0 \text{~-} 5.5 \text{V} \end{array}$ 

- · Automatic power down when chip is deselected
- Easy expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  options
- · Three state outputs and TTL compatible
- · Fully static operation
- Data retention supply voltage as low as 1.5V

#### ■ DESCRIPTION

The BS62LV256 is a high performance, very low power CMOS Static Random Access Memory organized as 32,768 by 8 bits and operates form a wide range of 2.4V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with maximum CMOS standby current of 0.7uA/5uA at 3V/5V at 85°C and maximum access time of 55/70ns

Easy memory expansion is provided by an active LOW chip enable  $\overline{(CE)}$ , and active LOW output enable  $\overline{(OE)}$  and three-state output drivers


The BS62LV256 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS62LV256 is available in DICE form, JEDEC standard 28 pin 330mil Plastic SOP, 600mil Plastic DIP, 8mmx13.4mm TSOP (normal type).


#### **■ POWER CONSUMPTION**

				P	OWER D	SSIPATIO	ON			
PRODUCT FAMILY	STANDBY Operati						PKG TYPE			
17	TEMPERATURE	Vcc=5.0V	V <sub>CC</sub> =3.0V		V <sub>CC</sub> =5.0V			V <sub>CC</sub> =3.0V		
		V <sub>CC</sub> -5.0V	V <sub>CC</sub> -3.0V	1MHz	10MHz	f <sub>Max.</sub>	1MHz	10MHz	f <sub>Max.</sub>	
BS62LV256DC										DICE
BS62LV256PC	Commercial	4.0uA	0.4uA	1.5mA	18mA	35mA	0.8mA	12mA	20mA	PDIP-28
BS62LV256SC	+0°C to +70°C	4.0uA	0.4uA	1.5IIIA	TOTTA	SSITIA	U.OIIIA	IZIIIA	ZUITA	SOP-28
BS62LV256TC										TSOP-28
BS62LV256PI										PDIP-28
BS62LV256SI	Industrial -40°C to +85°C	5.0uA	0.7uA	2mA	20mA	40mA	1mA	15mA	25mA	SOP-28
BS62LV256TI	-40 C to +65 C									TSOP-28

#### ■ PIN CONFIGURATIONS



#### **■ BLOCK DIAGRAM**



Brilliance Semiconductor, Inc. reserves the right to change products and specifications without notice.



#### **■ PIN DESCRIPTIONS**

Name	Function
A0-A14 Address Input	These 15 address inputs select one of the 32,768 x 8-bit in the RAM
CE Chip Enable Input	CE is active LOW. Chip enable must be active when data read form or write to the device. If chip enable is not active, the device is deselected and is in standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when WE is HIGH and OE is LOW, output data will be present on the DQ pins; when WE is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impendence state when OE is inactive.
DQ0-DQ7 Data Input/Output Ports	There 8 bi-directional ports are used to read data from or write data into the RAM.
V <sub>cc</sub>	Power Supply
GND	Ground

#### **■ TRUTH TABLE**

MODE	CE	WE	ŌE	I/O OPERATION	V <sub>CC</sub> CURRENT
Not selected (Power Down)	Н	Х	Х	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
Output Disabled	L	Н	Н	High Z	I <sub>cc</sub>
Read	L	Н	L	D <sub>OUT</sub>	Icc
Write	L	L	Х	D <sub>IN</sub>	Icc

NOTES: H means  $V_{IH}$ ; L means  $V_{IL}$ ; X means don't care (Must be  $V_{IH}$  or  $V_{IL}$  state)

#### ■ ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	RATING	UNITS
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 <sup>(2)</sup> to 7.0	V
T <sub>BIAS</sub>	Temperature Under Bias	-40 to +125	οС
T <sub>STG</sub>	Storage Temperature	-60 to +150	οС
Рт	Power Dissipation	1.0	W
Іоит	DC Output Current	20	mA

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. -2.0V in case of AC pulse width less than 30 ns.

#### **■ OPERATING RANGE**

RANG	AMBIENT TEMPERATURE	V <sub>cc</sub>
Commercial	0°C to + 70°C	2.4V ~ 5.5V
Industrial	-40°C to + 85°C	2.4V ~ 5.5V

# ■ CAPACITANCE (1) (T<sub>A</sub> = 25°C, f = 1.0MHz)

SYMBOL PAMAMETER		CONDITIONS	MAX.	UNITS		
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF		
C <sub>IO</sub>	Input/Output Capacitance	V <sub>I/O</sub> = 0V	8	pF		

1. This parameter is guaranteed and not 100% tested.



# ■ DC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = -40°C to +85°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	<b>TYP.</b> <sup>(1)</sup>	MAX.	UNITS
V <sub>cc</sub>	Power Supply			2.4		5.5	<b>\</b>
V <sub>IL</sub>	Input Low Voltage			-0.5 <sup>(2)</sup>		0.8	٧
V <sub>IH</sub>	Input High Voltage			2.2		V <sub>CC</sub> +0.3 <sup>(3)</sup>	V
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>				1	uA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ , or $\overline{OE} = V_{IH}$ , $V_{I/O} = 0V$ to $V_{CC}$				1	uA
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Max, I <sub>OL</sub> = 0.5mA		-		0.4	٧
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.5mA		2.4	-	-	٧
<b>1</b> (5)	Operating Power Supply	CE = V <sub>IL</sub> ,	V <sub>CC</sub> =3.0V	-		25	A
I <sub>CC</sub> <sup>(5)</sup>	Current	$I_{DQ} = 0mA, f = F_{MAX}^{(4)}$	V <sub>CC</sub> =5.0V	-		40	mA
laa.	Operating Power Supply	CE = V <sub>IL</sub> ,	V <sub>CC</sub> =3.0V	-		1	mA
I <sub>CC1</sub>	Current	$I_{DQ} = 0mA, f = 1MHz$	V <sub>CC</sub> =5.0V			2	IIIA
loos	Standby Current – TTL	CE = V <sub>IH</sub> ,	V <sub>CC</sub> =3.0V			1.0	mA
I <sub>CCSB</sub>	Otanaby Gunent – TTE	$I_{DQ} = 0mA$	V <sub>CC</sub> =5.0V	-		2.0	ША
I <sub>CCSB1</sub> <sup>(6)</sup>	Standby Current – CMOS	$\overline{\text{CE}} \ge V_{\text{CC}}$ -0.2V,	V <sub>CC</sub> =3.0V		0.01	0.7	uA
ICCSB1	Startably Surrent - SIVIOS	$V_{IN} \! \ge \! V_{CC} \! - \! 0.2 V$ or $V_{IN} \! \le \! 0.2 V$	V <sub>CC</sub> =5.0V	-	0.4	5.0	uΛ

<sup>1.</sup> Typical characteristics are at T<sub>A</sub>=25°C and not 100% tested.

- 2. Undershoot: -1.0V in case of pulse width less than 20 ns.
- 3. Overshoot:  $V_{CC}$ +1.0V in case of pulse width less than 20 ns.


- 4.  $F_{MAX}$ =1/ $t_{RC}$ . 5.  $I_{CC~(MAX.)}$  is 20mA/35mA at  $V_{CC}$ =3.0V/5.0V and  $T_A$ =70 $^{\circ}$ C. 6.  $I_{CCSB1(MAX.)}$  is 0.4uA/4.0uA at  $V_{CC}$ =3.0V/5.0V and  $T_A$ =70 $^{\circ}$ C.

# ■ DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = -40°C to +85°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
$V_{DR}$	V <sub>CC</sub> for Data Retention	$\overline{CE} \ge V_{CC}$ -0.2V, $V_{IN} \ge V_{CC}$ -0.2V or $V_{IN} \le 0.2V$	1.5			V
I <sub>CCDR</sub> <sup>(3)</sup>	Data Retention Current	$\overline{CE} \ge V_{CC}$ -0.2V, $V_{IN} \ge V_{CC}$ -0.2V or $V_{IN} \le 0.2V$		0.01	0.4	uA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	See Retention Waveform	0			ns
t <sub>R</sub>	Operation Recovery Time	See Neterition waverollii	t <sub>RC</sub> (2)			ns

<sup>1.</sup> Typical characteristics are at  $V_{CC}$ =1.5V,  $T_A$ =25 $^{\circ}$ C and not 100% tested. 2.  $t_{RC}$  = Read Cycle Time. 3.  $I_{CCRD(Max.)}$  is 0.3uA at  $T_A$ =70 $^{\circ}$ C.


# ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (CE Controlled)





#### ■ AC TEST CONDITIONS (Test Load and Input/Output Reference)

Input Pulse Le	Vcc / 0V		
Input Rise and	1V/ns		
Input and Outp Reference Lev		0.5Vcc	
	$t_{\text{CLZ}},t_{\text{OLZ}},t_{\text{CHZ}},t_{\text{OHZ}},t_{\text{WHZ}}$	$C_L = 5pF+1TTL$	
Output Load	Others	$C_L$ = 100pF+1TTL	



<sup>1.</sup> Including jig and scope capacitance.

#### **■ KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM "H" TO "L"	WILL BE CHANGE FROM "H" TO "L"
	MAY CHANGE FROM "L" TO "H"	WILL BE CHANGE FROM "L" TO "H"
	DON'T CARE ANY CHANGE PERMITTED	CHANGE : STATE UNKNOW
$\longrightarrow$	DOES NOT APPLY	CENTER LINE IS HIGH INPEDANCE "OFF" STATE

# ■ AC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = -40°C to +85°C)


#### **READ CYCLE**

JEDEC PARAMETER	PARANETER		CYCLE TIME : 55ns (V <sub>cc</sub> = 4.5~5.5V)			CYCL (Vcc	UNITS		
NAME			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t <sub>AVAX</sub>	t <sub>RC</sub>	Read Cycle Time	55			70			ns
t <sub>AVQX</sub>	t <sub>AA</sub>	Address Access Time			55	I		70	ns
t <sub>E1LQV</sub>	t <sub>ACS</sub>	Chip Select Access Time			55	1		70	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output Valid			25	-		35	ns
t <sub>E1LQX</sub>	t <sub>CLZ</sub>	Chip Select to Output Low Z	10			10			ns
t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Low Z	10			10			ns
t <sub>E1HQZ</sub>	t <sub>CHZ</sub>	Chip Select to Output High Z			30	-		35	ns
t <sub>GHQZ</sub>	t <sub>OHZ</sub>	Output Enable to Output High Z			25	ı		30	ns
t <sub>AVQX</sub>	<b>t</b> oн	Data Hold from Address Change	10			10			ns




#### ■ SWITCHING WAVEFORMS (READ CYCLE)


# READ CYCLE 1 (1,2,4)



# READ CYCLE 2 (1,3,4)



### READ CYCLE 3 (1, 4)



#### NOTES:

- 1. WE is high in read Cycle.
- 2. Device is continuously selected when  $\overline{CE} = V_{IL}$ .
- 3. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition low.
- 4.  $\overline{OE} = V_{IL}$ .
- 5. Transition is measured  $\pm$  500mV from steady state with C<sub>L</sub> = 5pF. The parameter is guaranteed but not 100% tested.




# ■ AC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = -40°C to +85°C)

#### **WRITE CYCLE**

JEDEC PARAMETER	PARANETER	DESCRIPTION		E TIME = 4.5~5		CYCL (Vcc	UNITS		
NAME	NAME		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t <sub>AVAX</sub>	t <sub>wc</sub>	Write Cycle Time	55			70	-		ns
t <sub>AVWH</sub>	t <sub>AW</sub>	Address Valid to End of Write	55			70	1		ns
t <sub>E1LWH</sub>	t <sub>cw</sub>	Chip Select to End of Write	55			70			ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width	35			40	1		ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Set up Time	0			0			ns
t <sub>WHAX</sub>	t <sub>WR</sub>	Write Recovery Time $(\overline{CE}, \overline{WE})$	0			0			ns
t <sub>WLQZ</sub>	t <sub>whz</sub>	Write to Output High Z	1		25	1	1	30	ns
t <sub>DVWH</sub>	t <sub>DW</sub>	Data to Write Time Overlap	35			40		-	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold from Write Time	0			0			ns
t <sub>GHQZ</sub>	t <sub>OHZ</sub>	Output Disable to Output in High Z			25			30	ns
twhQX	tow	End of Write to Output Active	5			5	-		ns


# ■ SWITCHING WAVEFORMS (WRITE CYCLE)

# WRITE CYCLE 1 (1)





### WRITE CYCLE 2 (1,6)




#### NOTES:

- 1. WE must be high during address transitions.
- The internal write time of the memory is defined by the overlap of CE and WE low. All signals
  must be active to initiate a write and any one signal can terminate a write by going inactive. The
  data input setup and hold timing should be referenced to the second transition edge of the
  signal that terminates the write.
- 3.  $t_{WR}$  is measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
- 7.  $D_{\text{OUT}}$  is the same phase of write data of this write cycle.
- 8. D<sub>OUT</sub> is the read data of next address.
- 9. If  $\overline{\mathsf{CE}}$  is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10.Transition is measured  $\pm$  500mV from steady state with  $C_L$  = 5pF.
  - The parameter is guaranteed but not 100% tested.
- 11.t<sub>CW</sub> is measured from the later of  $\overline{\text{CE}}$  going low to the end of write.




#### **■ ORDERING INFORMATION**



#### Note:

BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.

#### ■ PACKAGE DIMENSIONS




SYNBOLUNIT	INCH	MM
A	0.106±0.006	2.692±0.152
A1	0.009±0.005	0.226±0.124
A2	0.098±0.005	2.489±0.127
b	0.014 ~ 0.020	0.35 ~ 0.50
b1	0.014 ~ 0.018	0.35 ~ 0.45
С	0.008 ~ 0.012	0.20 ~ 0.32
c1	0.008 ~ 0.011	0.20 ~ 0.28
D	0.713±0.005	18.110±0.127
E	0.331±0.005	8.407±0.127
E1	$0.465 \pm 0.012$	11.811±0.305
e	$0.050\pm0.006$	1.270±0.152
L	$0.0380\pm0.0104$	0.964±0.264
L1	0.0677±0.0079	1.72±0.2
у	0.004 Max.	0.1 Max.
θ	0° ~ 10°	0° ~ 10°

SOP - 28




#### **■ PACKAGE DIMENSIONS (continued)**




UNIT	INCH	ММ	
Α	0.0433±0.004	1.10±0.10	
A1	0.0045±0.0026	0.115±0.065	
A2	0.039±0.002	1.00±0.05	
b	0.009±0.002	0.22±0.05	
b1	0.008±0.001	0.20±0.03	
С	0.004 ~ 0.008	0.10 ~ 0.21	
c1	0.004 ~ 0.006	0.10 ~ 0.16	
D	0.465±0.004	11.80±0.10	
Е	0.315±0.004	8.00±0.10	
е	0.022±0.004	0.55±0.10	
HD	0.528±0.008	13.40±0.20	
L	0.0197 +0.008	0.50 +0.20 -0.10	
L1	0.0315±0.004	0.80±0.10	
У	0.004 Max.	0.1 Max.	
θ	0°~ 8°	0°~ 8°	

**TSOP - 28** 



A1	0.010(MIN)	0.254(MIN)	
A2	0.150±0.005	3.810±0.127	
В	0.018±0.005	0.457±0.127	
B1	$0.060\pm0.010$	1.524±0.254	
С	0.010±0.004	0.254±0.102	
D	1.460±0.005	37.084±0.127	
E	$0.600 \pm 0.010$	15.240±0.254	
E1	0.544±0.004	13.818±0.102	
е	0.100(TYP)	2.540(TYP)	
eВ	$0.640 \pm 0.020$	16.256±0.508	
L	0.130±0.010	3.302±0.254	
s	$0.080 \pm 0.010$	2.032±0.254	
Q1	0.070±0.005	1.778±0.127	
θ	6°±3°	6°±3°	

INCH(BASE) MM(REF)



**PDIP - 28** 



# **■** Revision History

Revision No.	<u>History</u>	Draft Date	Remark
2.4	Add Icc1 characteristic parameter	Jan. 13, 2006	
2.5	Change I-grade operation temperature range - from –25°C to –40°C	May. 25, 2006	
2.6	Revised I <sub>CCSB1</sub> sepc from 1.0uA to 4.0uA for 5V C-grade - from 2.0uA to 5.0uA for 5V I-grade - from 0.2uA to 0.4uA for 3V C-grade - from 0.4uA to 0.7uA for 3V I-grade	Sep. 05, 2006	
	Revised I <sub>CCDR</sub> sepc from 0.2uA to 0.4uA for C-grade - from 0.4uA to 0.7uA for I-grade		
2.7	Revised I <sub>CCDR</sub> sepc from 0.7uA to 0.4uA for I-grade - from 0.4uA to 0.3uA for C-grade	Oct. 31, 2008	
	Typical value of standby current is replaced by maximum value in Featues and Description section		
	Remove "-: Normal" (Leaded) PKG Material in ordering information		