

Интерфейс VGA

VGA

VGA (Video Graphics Array) — аналоговый формат видеосигналов для вывода изображения на мониторы




VGA



vga_sync.v

```
module vga_sync(
                                                          assign xpos = h_cnt - H_blank_t;
    input clk,
                                                          assign ypos = v_cnt - V_blank_t;
                                                          always @(posedge clk) begin
    output reg hsync = 1,
                                                              if (h_cnt == H_total_t - 1)
    output reg vsync = 1,
    output [9:0]xpos,
                                                                  h cnt <= 0:
    output [9:0]ypos
                                                              else
                                                                  h_cnt <= h_cnt + 1;
parameter H_front_t = 16;
                                                              if (h_cnt == H_front_t - 1)
parameter H_sync_t = 96;
                                                                  hsvnc <= 0:
parameter H back t = 48:
                                                              else if (h_cnt == H_front_t + H_sync_t - 1) begin
parameter H_active_t = 640;
                                                                  hsync <= 1;
parameter H_blank_t = H_front_t + H_sync_t + H_back_t;
parameter H_total_t = H_blank_t + H_active_t;
                                                                  if (v_cnt == V_total_t - 1)
                                                                      v cnt <= 0:
parameter V_front_t = 10;
                                                                  else
parameter V_sync_t = 2;
                                                                      v_cnt <= v_cnt + 1;
parameter V_back_t = 33;
parameter V_active_t = 480;
                                                                  if (v_cnt == V_front_t - 1)
parameter V_blank_t = V_front_t + V_sync_t + V_back_t;
                                                                      vsvnc <= 0:
parameter V_total_t = V_blank_t + V_active_t;
                                                                  else if (v_cnt == V_front_t + V_sync_t - 1)
                                                                      vsvnc <= 1:
reg [9:0]h_cnt = 10'h3FF;
                                                              end
reg [9:0]v_{cnt} = 10'h3FF;
                                                          end
```


vga_sync.v



top.v — генерация цветных полос

```
module top (
    input CLK,
    output H_SYNC, V_SYNC,
    output [4:0]V_R,
    output [5:0]V_G,
    output [4:0]V_B
reg [2:0]pix = 3'b111;
assign V_R = \{5\{pix[1]\}\};
assign V_G = \{6\{pix[2]\}\};
assign V_B = \{5\{pix[0]\}\};
wire vga_clk;
pll pll_inst(.inclk0(CLK), .c0(vga_clk));
wire [9:0]x;
wire [9:0]y;
vga_sync vga_sync(vga_clk, H_SYNC, V_SYNC, x, y);
```

```
always @(posedge vga_clk) begin
    if ((x < 640) && (y < 480)) begin
        if (x % 80 == 0)
            pix <= pix - 3'b1;
    end
    else
        pix <= 0;
end
endmodule</pre>
```



top.v — отображение текста

```
module top (
                                                         reg [12:0]vrom_addr;
    input CLK,
                                                        wire [2:0]vrom_q;
                                                        wire [9:0]x_{fwd} = x + 1;
    output H_SYNC, V_SYNC,
    output [4:0]V_R,
    output [5:0]V_G,
                                                         rom #(13, 3, "rom.txt") vrom(vrom_addr, vga_clk, vrom_g);
    output [4:0]V_B
                                                        vga_sync vga_sync(vga_clk, H_SYNC, V_SYNC, x, y);
                                                         always @(*) begin
wire [9:0]x;
                                                             vrom_addr = x_fwd[9:3] + y[9:3] * 80;
wire [9:0]y;
                                                             rgb = ((x < 640) & (y < 480)) ? vrom_q : 3'b0;
reg [2:0]rgb;
                                                         end
assign V_R = \{5\{rgb[0]\}\};
                                                         endmodule.
assign V_G = \{6\{rgb[1]\}\};
                                                                               1'h0 cin LessThan1
assign V_B = \{5\{rgb[2]\}\};
                                                           1'h0 cin Add0
                                                                                                      rom:vrom
                                                                                                                      rgb~[3..1]
                                                                               1'h0 cin Add2
                                                           1'h0 cin Add1
pll pll_inst(.inclk0(CLK), .c0(vga_clk
                                                                               1'h0 cin LessThan0
                                                                                                                  vga_sync:vga_sync
                                                                                                                                  H_SYNC
                                                                                                                                 V SYNC
                                                                                                                         xpos[9..0]
                                                                                 inclk0
                                                                                                                         vpos[9,.0]
                                              CLK
```

GitHub

github.com/viktor-prutyanov/drec-fpga-intro