











TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1

SLVSA67E - FEBRUARY 2010 - REVISED JUNE 2015

TPS6240x-Q1 2.25-MHz 400-mA and 600-mA Dual Step-Down Converter


1 Features

- · Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to 125°C
 Operating Junction Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C4B
- High Efficiency—Up to 95%
- V_{IN} Range From 2.5 V to 6 V
- 2.25-MHz Fixed-Frequency Operation
- · Output Current 400 mA and 600 mA
- Adjustable Output Voltage From 0.6 V to V_{IN}
- Pin Selectable Output Voltage Supports Simple Dynamic Voltage Scaling
- EasyScale[™] Optional One-Pin Serial Interface
- Power-Save Mode at Light Load Currents
- 180° Out-of-Phase Operation
- Output-Voltage Accuracy in PWM Mode ±1%
- Typical 32-µA Quiescent Current for Both Converters
- 100% Duty Cycle for Lowest Dropout

2 Applications

- Automotive
- Point of Load Regulator (POL)
- · Car Infotainment and Navigation Systems
- ADAS Applications

Simplified Schematic



3 Description

The TPS6240x-Q1 family of devices are synchronous dual step-down DC-DC converters optimized for battery-powered portable applications and automotive systems. They provide two independent output voltage rails powered by rechargeable batteries or standard 3.3-V or 5-V voltage rail.

The EasyScale[™] serial interface allows outputvoltages modification during operation. The fixedoutput-voltage versions, TPS62402-Q1,

TPS62404-Q1, and TPS62405-Q1 support one-pincontrolled simple dynamic voltage scaling for lowpower processors.

The TPS6240x-Q1 operates at 2.25-MHz fixed switching frequency and enters the power-save mode operation at light load currents to maintain high efficiency over the entire load-current range. For low-noise applications, one can force the devices into fixed-frequency PWM mode by pulling the MODE/DATA pin high. The shutdown mode reduces the current consumption to 1.2- μ A, typical. The devices allow the use of small inductors and capacitors to achieve a small solution size.

Device Information(1)

-	orios illiolillatio	••
PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS62400-Q1		
TPS62402-Q1	\/CON (40)	2.00 mm 2.00 mm
TPS62404-Q1	VSON (10)	3.00 mm × 3.00 mm
TPS62405-Q1		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

TPS62402-Q1 Efficiency vs Output Current, V_{OUT1} and V_{OUT2}






Table of Contents

1	Features 1		9.3 Feature Description	13
2	Applications 1		9.4 Device Functional Modes	14
3	Description 1		9.5 Programming	10
4	Revision History2	10	Application and Implementation	23
5	Device Comparison Table 4		10.1 Application Information	<mark>2</mark> 3
6	Pin Configuration and Functions 5		10.2 Typical Application	23
7	Specifications		10.3 System Examples	30
′	-	11	Power Supply Recommendations	32
	· · · · · · · · · · · · · · · · · · ·	12	Layout	33
	7.2 ESD Ratings		12.1 Layout Guidelines	
	7.4 Thermal Information		12.2 Layout Example	3
	7.5 Electrical Characteristics	13	Device and Documentation Support	34
	7.6 Timing Requirements 8		13.1 Device Support	
	7.7 Switching Characteristics		13.2 Related Links	
	7.8 Typical Characteristics		13.3 Community Resource	34
8	Parameter Measurement Information 10		13.4 Trademarks	34
9			13.5 Electrostatic Discharge Caution	34
9	Detailed Description		13.6 Glossary	34
	9.1 Overview 11 9.2 Functional Block Diagram 12	14	Mechanical, Packaging, and Orderable Information	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	Maximum Ratings table		
•	Changed the Handling Ratings table to the ESD Ratings table and move storage temperature to the Absolute Maximum Ratings table	6	
•	Changed test conditions and MIN, TYP, and MAX values for the TPS62405-Q1 oscillator frequency in the Switching Characteristics table	_	
CI	hanges from Revision C (October 2014) to Revision D	Page	
•	Changed oscillator specification from 1.6 MHz to 2 MHz minimum switching frequency and to 1.7 MHz for V _{IN} ≤ 3 V	8	
CI	hanges from Revision B (May 2013) to Revision C	Page	
•	Changed the data sheet to meet the new TI standard format	1	
•	Changed the V _{DEF_1H} and V _{DEF_1L} Test Conditions	<mark>7</mark>	
•	Changed f _{SW} 2.5 V ≤ V _{IN} ≤ 6 V MIN value From: 2 MHz to 1.6 MHz	8	
•	Added f_{SW} with Test Conditions 3.25 V \leq V _{IN} \leq 6 V	8	
CI	hanges from Revision A (March, 2013) to Revision B	Page	

Changed TPS62405-Q1, OUT1 from DEF_1 = High 1.9 V to DEF_1 = High 1.925 V and DEF_1 = Low 1.575 V to

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



www.ti.com

TPS62400-Q1, TPS62402-Q1, TPS62404-Q1, TPS62405-Q1

SLVSA67E - FEBRUARY 2010-REVISED JUNE 2015

•	Added part number to row 31, Table 4	22
•	Added part number to Converter 1 Fixed Default Output-Voltage Setting heading	. 24
•	Added voltage for TPS62402-Q1 to Converter 1 Fixed for DEF_1 = low	24
•	Changed voltage from 1.2 V to 1.215 V for Pin DEF_1 = low	24
•	Added part number TPS62405-Q1 for Pin DEF_1 = high	24
•	Added part number and voltage to Converter 2 Fixed Default Output-Voltage Setting section	. 24
•	Changed TPS62405-Q1, V _{OUT2} default = 5 V to 3.35 V.	24

Submit Documentation Feedback

3



5 Device Comparison Table


PART NUMBER		DEFAU	JLT OUTPUT VOLTAGE ⁽¹⁾	OUTPUT	CURRENT	
TPS62400-Q1	V_{OUT1}		Adjustable -		400 mA	
1F302400-Q1	V_{OUT2}				600 mA	
	V	Fixed default	DEF_1 = High 1.8 V	1	400 mA	
TPS62402-Q1	V_{OUT1}	Fixed default	DEF_1 = Low 1.2 V	I _{OUT1}	400 MA	
	V_{OUT2}		Fixed default 3.3 V	I _{OUT2}	600 mA	
	V _{OUT1}		Fixed default	DEF_1 = High 1.9 V	1	400 mA
TPS62404-Q1		V _{OUT1} Fixed delault	DEF_1 = Low 1.575 V	I _{OUT1}	400 MA	
	V _{OUT2}		Fixed default 3.3 V	I _{OUT2}	600 mA	
	V	Fixed default	DEF_1 = High 1.925 V	1	400 mA	
TPS62405-Q1	V_{OUT1}	Fixed default	DEF_1 = Low 1.215 V	I _{OUT1}	400 MA	
	V_{OUT2}	Fixed default 3.35 V		I _{OUT2}	600 mA	

⁽¹⁾ Contact TI for other fixed-output-voltage options.



6 Pin Configuration and Functions

DRC Package 10-Pin VSON With Thermal Pad Bottom View



Pin Functions

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
ADJ2	1	1	Input to adjust output voltage of converter 2. In the adjustable-output version (TPS62400-Q1), an external resistor network must connect to this pin to set the V_{OUT2} output voltage between 0.6 V and V_{IN} (see Figure 6). In the fixed-output-voltage version (TPS62402-Q1, TPS62404-Q1, and TPS62405-Q1), this pin must connect directly to the output. If using the EasyScale interface-on converter 2, this pin must also connect directly to the output.	
			This pin defines the output voltage of converter 1. The pin acts either as analog input for output voltage setting via external resistors (TPS62400-Q1), or digital input to select between two fixed default output voltages (TPS62402-Q1, TPS62404-Q1, and TPS62405-Q1).	
DEF_1	5	I	For the TPS62400-Q1, an external resistor network must connect to this pin to adjust the default output voltage (see Figure 6).	
			When using the fixed-output-voltage device options, this pin selects between two fixed default output voltages, see the <i>Device Comparison Table</i> .	
EN1	7	I	Enable input for converter 1, active-high	
EN2	9	I	Enable input for converter 2, active-high	
FB1 4		I	Direct feedback voltage sense input of converter 1, connect directly to V _{OUT1} . An internal feed-forwar capacitor connects between this pin and the error amplifier. In the case of fixed-output-voltage versio when using the EasyScale interface, this pin connects to an internal resistor divider network.	
GND	8	_	GND for both converters; connect this pin to the thermal pad.	
			This pin has two functions:	
MODE/DATA	2	I/O	 Operation-mode selection: With low level, enables power-save mode where the device operates in PFM mode at light loads and automatically enters PWM mode at heavy loads. Pulling this PIN to high forces the device to operate in PWM mode over the whole load range. 	
	_	,, C	 EasyScale interface function: One-wire serial interface to change the output voltage of both converters. The pin has an open-drain output to provide an acknowledge condition if requested. The current into the open-drain output stage may not exceed 500 μA. The EasyScale interface is active if either EN1 or EN2 is high. 	
SW1	6	I/O	Switch pin of converter 1. Connect to inductor	
SW2	10	I/O	Switch pin of converter 2. Connect to inductor	
VIN	3	I	Input pin, connect to supply or battery voltage, 2.5 V to 6 V	
Thermal pad		_	Connect to GND	

Product Folder Links: TPS62400-Q1 TPS62402-Q1 TPS62404-Q1 TPS62405-Q1



7 Specifications

7.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage (2)	VIN	-0.3	7	V
	EN, MODE/DATA, DEF_1	-0.3	$V_{IN} + 0.3, \le 7$	V
Voltage	SW1, SW2	-0.3	7	V
	ADJ2, FB1	-0.3	$V_{IN} + 0.3, \le 7$	V
Current	MODE/DATA		≤ 0.5	mA
Maximum operating junction temper	erature, T _J max		150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 ⁽¹⁾		±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC	Corner pins (1, 5, 6, and 10)	±750	V
	districtings	Q100-011	Other pins	±500	

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{IN}	Supply voltage	2.5	6	V
	Output voltage range for adjustable voltage	0.6	V_{IN}	V
T_{J}	Operating junction temperature	-40	125	٥

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TPS6240x-Q1 DRC (10 PINS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.7	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	46.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	18.1	90.44
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	18.3	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	3.1	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltage values are with respect to the network ground terminal.



7.5 Electrical Characteristics

 V_{IN} = 3.6 V, V_{OUT1} = V_{OUT2} = 1.8 V, EN1 = EN2 = V_{IN} , MODE = GND, L1 = L2 = 2.2 μ H, C_{OUT1} = C_{OUT2} = 20 μ F, T_J = -40°C to 125°C, typical values are at T_J = 25°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CU	JRRENT					•	
V _{IN}	Input voltage range			2.5		6	V
			One converter, no load on the output. PFM mode enabled (MODE/DATA = GND) device not switching, EN1 = 1 or EN2 = 1		19	29	
lα	Operating quiescent current		Two converters, no load on the output. PFM mode enabled (MODE/DATA = GND) device not switching, EN1 = EN2 = 1		32	48	μΑ
			No load on the output, MODE/DATA = GND, for one converter, V_{OUTx} = 1.575 $V^{(1)}$		23		
			No load on the output, MODE/DATA = V_{IN} , for one converter, V_{OUTx} = 1.575 $V^{(1)}$		3.6	mA	mA
	0		EN1, EN2 = GND, V _{IN} = 3.6 V ⁽²⁾		1.2	3	
I _{SD}	Shutdown current		EN1, EN2 = GND, V _{IN} ramped from 0 V to 3.6 V ⁽³⁾		0.1	1	μA
.,			Falling		1.5	2.35	
V_{UVLO}	Undervoltage lockout thresh	ola	Rising			2.4	V
ENABLE EN	N1, EN2						
V _{IH}	High-level input voltage rang	ge, EN1, EN2		1.2		V_{IN}	V
V _{IL}	Low-level input voltage rang	e, EN1, EN2		0		0.4	V
I _{IN}	Input bias current, EN1, EN2		EN1, EN2 = GND or V _{IN}		0.05	1	μA
DEF_1 INPU	JT						
V _{DEF_1H}	DEF_1 high-level digital inpu	ut voltage range		0.9		V_{IN}	V
V_{DEF_1L}	DEF_1 low-level digital input	t voltage range	TPS62402-Q1, TPS62404-Q1, TPS62405-Q1 only	0		0.4	V
I _{IN}	Input bias current DEF_1		DEF_1 = GND or V _{IN}		0.01	1	μA
MODE/DAT	A						<u> </u>
V _{IH}	High-level input voltage rang	ge, MODE/DATA		1.2		V_{IN}	V
V _{IL}	Low-level input voltage rang			0		0.4	V
I _{IN}	Input bias current, MODE/Da	ATA	MODE/DATA = GND or V _{IN}		0.01	1	μA
V _{OH}	Acknowledge output voltage	high	Open drain, through external pullup resistor			V _{IN}	V
V _{OL}	Acknowledge output voltage	low	Open drain, sink current 500 µA	0		0.4	V
POWER SW			·	1			
r _{DS(on)}	P-channel MOSFET on-resis 1,2	stance, converter	V _{IN} = V _{GS} = 3.6 V		280	620	mΩ
I _{LK_PMOS}	P-channel leakage current		V _{DS} = 6 V			1	μA
r _{DS(on)}	N-channel MOSFET on-resis	stance converter	V _{IN} = V _{GS} = 3.6 V		200	450	mΩ
I _{LK_SW1/SW2}	Leakage current into SW1 o	r SW2 pin	Includes N-channel leakage current, V _{IN} = open, V _{SW} = 6 V, EN = GND ⁽⁴⁾		6	7.5	μΑ
	Forward current limit	V _{OUT1}	251/21/261/	0.68	0.8	0.92	۸
LIMF	PMOS and NMOS	V _{OUT2}	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 6 \text{ V}$	0.85	1	1.15	Α
T _{SD}	Thermal shutdown	-	Increasing junction temperature		150		°C
	Thermal shutdown hysteresi	s	Decreasing junction temperature		20		°C
OUTPUT	<u> </u>			1			
V _{OUTx}	Adjustable output 1 or outpurange	t 2 voltage		0.6		V _{IN}	V
V _{ref}	Reference voltage				600		mV

(4) An internal resistor of 1 $M\Omega$ connects pins SW1 and SW2 to GND.

⁽¹⁾ Device is switching with no load on the output, $L1 = L2 = 3.3 \mu H$, value includes losses of the coil.

⁽²⁾ These values are valid after enabling the device one time (EN1 or EN2 = high) and maintaining supply voltage V_{IN}.

⁽³⁾ These values are valid when the device is disabled (EN1 and EN2 low) and supply voltage V_{IN} is powered up. The values remain valid until enabling the device the first time (EN1 or EN2 = high). After the first enable, Note 3 becomes valid.



Electrical Characteristics (continued)

 V_{IN} = 3.6 V, V_{OUT1} = V_{OUT2} = 1.8 V, EN1 = EN2 = V_{IN} , MODE = GND, L1 = L2 = 2.2 μ H, C_{OUT1} = C_{OUT2} = 20 μ F, T_J = -40°C to 125°C, typical values are at T_J = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OUTx(PFM)}		Voltage positioning active, MODE/DATA = GND, device operating in PFM mode, $V_{\text{IN}} = 2.5 \text{ V to 5 V}^{(6)(7)}$	-1.5%	1%	2.5%	
	DC output voltage accuracy adjustable and fixed output voltage ⁽⁵⁾	$\label{eq:mode_norm} \begin{split} & \text{MODE/DATA} = \text{GND}; \\ & \text{device operating in PWM mode,} \\ & V_{\text{IN}} = 2.5 \text{ V to 6 V}^{(7)} \end{split}$	-1%	0%	1%	
V _{OUTx(PWM)}			-1%	0%	1%	
	DC output voltage load regulation	PWM operation mode			0.5	%/A

(5) Output voltage specification does not include tolerance of external voltage-programming resistors.

(6) Configuration L1 or L2 typ. 2.2 μH, C_{OUTx} typ 20 μF. See parameter measurement information, the output voltage ripple in PFM mode depends on the effective capacitance of the output capacitor; larger output capacitors lead to tighter output voltage tolerance.

(7) In power-save mode, the device typically enters PWM operation at $I_{PSM} = V_{IN} / 32 \Omega$.

(8) For $V_{OUTx} > 2 \text{ V}$, $V_{IN} \text{ min} = V_{OUTx} + 0.5 \text{ V}$

7.6 Timing Requirements

			MIN	NOM MAX	UNIT
INTERFA	CE TIMING		,		
t _{Start}	Start time		2		μs
t _{H_LB}	High-time low bit, logic 0 detection	Signal level on MODE/DATA pin is > 1.2 V	2	200	μs
t _{L_LB}	Low-time low bit, logic 0 detection	Signal level on MODE/DATA pin < 0.4 V	2 x t _{H_LB}	400	μs
t _{L_HB}	Low-time high bit, logic 1 detection	Signal level on MODE/DATA pin < 0.4 V	2	200	μs
t _{H_HB}	High-time high bit, logic 1 detection	Signal level on MODE/DATA pin is > 1.2 V	2 x t _{L_HB}	400	μs
t _{EOS}	End of stream		2		μs
t _{ACKN}	Duration of acknowledge condition (MODE/DATE line pulled low by the device)	V _{IN} 2.5 V to 6 V	400	520	μs
t _{valACK}	Acknowledge valid time			2	μs
t _{timeout}	Time-out for entering power-save mode	MODE/DATA pin changes from high to low		520	μs

7.7 Switching Characteristics

 V_{IN} = 3.6 V, V_{OUT1} = V_{OUT2} = 1.8 V, EN1 = EN2 = V_{IN} , MODE = GND, L1 = L2 = 2.2 μ H, C_{OUT1} = C_{OUT2} = 20 μ F, T_J = -40° C to 125°C, typical values are at T_J = 25°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT						
OSCILLA	OSCILLATOR											
f _{SW}		2.5 V ≤ V _{IN} ≤ 6 V; TPS62400-Q1 adjustable version ⁽¹⁾	1.7	2.3	2.7							
	Oscillator frequency	$3.0 \text{ V} \le \text{V}_{\text{IN}} \le 6 \text{ V}; \text{TPS62400-Q1}, \\ \text{TPS62402-Q1}, \text{TPS62404-Q1}^{(1)}$	2	2.3	2.7	MHz						
		3.6 V \leq V _{IN} \leq 5.1 V; TPS62405-Q1 fixed output voltage version ⁽¹⁾	2.06	2.2	2.49							
OUTPUT												
t _{Start up}	Start-up time	Activation time to start switching ⁽²⁾		170		μs						
t _{Ramp}	V _{OUTx} ramp-up time	Time to ramp from 5% to 95% of V _{OUTx}		750		μs						

(1) For $V_{OUTx} > 2 \text{ V}$, $V_{IN} \text{ min} = V_{OUTx} + 0.5 \text{ V}$

(2) This time is valid if one converter turns from shutdown mode (EN2 = 0) to active mode (EN2 = 1) with the other converter already enabled (for example, EN1 = 1). In case both converters are turned from shutdown mode (EN1 and EN2 = 0) to active mode (EN1 and/or EN2 = 1), a typical value of typ 80 μs for ramp up of internal circuits must be added. After t_{Start}, the converter starts switching and ramps V_{OUTx}.



7.8 Typical Characteristics



8 Parameter Measurement Information




Figure 6. Measurement Circuit



9 Detailed Description

9.1 Overview

The TPS62400-Q1 device includes two synchronous step-down converters. The converters operate with typically 2.25-MHz fixed-frequency pulse-width modulation (PWM) at moderate to heavy load currents. With the power-safe mode enabled, the converters automatically enter power-save mode at light load currents and operate in PFM (pulse frequency modulation).

During PWM operation, the converters use a unique fast-response voltage-mode controller scheme with input-voltage feed-forward to achieve good line and load regulation, allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch turns on and the inductor current ramps up until the comparator trips and the control logic turns off the switch.

Each converter integrates two current limits, one in the P-channel MOSFET and another one in the N-channel MOSFET. When the current in the P-channel MOSFET reaches its current limit, the P-channel MOSFET turns off and the N-channel MOSFET turns on. If the current in the N-channel MOSFET is above the N-MOS current limit threshold, the N-channel MOSFET remains on until the current drops below its current limit.

The two DC-DC converters operate synchronized to each other. A 180° phase shift between converter 1 and converter 2 decreases the input rms current.

9.1.1 Converter 1

In the adjustable output-voltage version, TPS62400-Q1 device, one can set the converter 1 default output voltage via an external resistor network on the DEF_1 pin, which operates as an analog input. In this case, one can set the output voltage in the range of 0.6 V to VIN V. The FB1 pin must directly connect to the converter 1 output voltage V_{OUT1} . It feeds back the output voltage directly to the regulation loop.

One can also change the output voltage of converter 1 with the EasyScale serial Interface. This makes the device very flexible for output-voltage adjustment. In this case, the device uses an internal resistor network.

In the fixed default output voltage version, TPS62402-Q1 for example, the DEF_1 pin configuration is as a digital input. Converter 1 defaults to 1.2 V or 1.8 V, depending on the level of the DEF_1 pin. If DEF_1 is low, the default is 1.2 V; if high, the default is 1.8 V. With the EasyScale interface, one can change the output voltage for each DEF_1 pin condition (high or low).

9.1.2 Converter 2

In the adjustable output-voltage version, TPS62400-Q1 device, an external resistor divider connected to ADJ2 pin sets the converter 2 output voltage. The converter uses an external feed-forward capacitor of 33 pF.


In fixed output-voltage version TPS62402-Q1 for example, the fixed default output voltage is fixed to 3.3 V. In this case, the ADJ2 pin must connect directly to the converter 2 output voltage, V_{OUT2} .

It is also possible to change the output voltage of converter 2 via the EasyScale interface. In this case, the ADJ2 pin must connect directly to converter 2 output voltage V_{OUT2} , with no connection of external resistors permitted.

Copyright © 2010–2015, Texas Instruments Incorporated



9.2 Functional Block Diagram



- In the fixed output-voltage version, the DEF_1 pin connects to an internal digital input and disconnects from the error amplifier.
- (2) To set the output voltage of converter 2 through the EasyScale™ interface, the ADJ2 pin must directly connect to V_{OUT2}.



9.3 Feature Description

9.3.1 Enable

The device has a separate EN pin for each converter to start up each converter independently. If EN1 or EN2 is set to high, the corresponding converter starts up with soft start.

Pulling EN1 and EN2 pin low forces the device into shutdown, with a shutdown quiescent current of typically 1.2 µA. In this mode, the P- and N-channel MOSFETs turn off and the entire internal control circuitry switches off. For proper operation, terminate the EN1 and EN2 pins, do not leave them floating.

9.3.2 DEF 1 Pin Function

The DEF_1 pin, dedicated to converter 1, makes the output voltage selection very flexible to support dynamic voltage management.

Depending on the device version, this pin works either as:

- 1. Analog input for adjustable output voltage setting (TPS62400-Q1):
 - Connecting an external resistor network to this pin adjusts the default output voltage to any value starting from 0.6 V to V_{IN}.
- 2. Digital input for fixed default output voltage selection (TPS62402-Q1 for example):
 - Having this pin tied to a low level sets the output voltage according to the value in register REG_DEF_1_Low. The default voltage is 1.2 V. Having the pin tied to a high level sets the output voltage according to the value in register REG_DEF_1_High. The default value in this case is 1.8 V. The level of the DEF_1 pin selects between the two registers, REG_DEF_1_Low and REG_DEF_1_High, for the output-voltage setting. One can change the content of each register (and therefore output voltage) individually through the EasyScale interface. This makes the device very flexible in terms of output voltage setting; see Table 4.

9.3.3 180° Out-of-Phase Operation

In PWM mode, the converters operate with a 180° turn-on phase shift of the PMOS (high side) transistors. This prevents the high-side switches of both converters from turning on simultaneously, and therefore smooths the input current. This feature reduces the surge current drawn from the supply.

9.3.4 Short-Circuit Protection

Both outputs are short-circuit protected with maximum output current = I_{LIMF} (P-MOS and N-MOS). Once the PMOS switch reaches its current limit, it turns off and the NMOS switch turns on. The PMOS only turns on again once the current in the NMOS decreases below the NMOS current limit.

9.3.5 Thermal Shutdown

As soon as the junction temperature, T_J , exceeds 150°C (typical) the device goes into thermal shutdown. In this mode, the P- and N-channel MOSFETs turn off. The device continues its operation when the junction temperature falls below the thermal-shutdown hysteresis.

9.3.6 EasyScale Interface: One-Pin Serial Interface for Dynamic Output-Voltage Adjustment

9.3.6.1 General

The EasyScale interface is a simple but very flexible one-pin interface to configure the output voltage of both DC-DC converters. A master-slave structure is the basis of the interface, where the master is typically a microcontroller or application processor. Figure 9 and Table 3 give an overview of the protocol. The protocol consists of a device-specific address byte and a data byte. The device-specific address byte is fixed to 4E hex. The data byte consists of five bits for information, two address bits, and the RFA bit. The RFA bit set to high indicates the request-for-acknowledge condition. The acknowledge condition only applies after correct reception of the protocol.

The advantage of the EasyScale interface compared to other one-pin interfaces is that its bit detection is to a large extent independent from the bit transmission rate. It can automatically detect bit rates between 1.7 kb/s and up to 160 kb/s. Furthermore, the interface shares the MODE/DATA pin and requires no additional pin.



Feature Description (continued)

9.3.6.2 Protocol

Transmission of all bits is MSB first and LSB last. Figure 10 shows the protocol without the acknowledge request (bit RFA = 0), Figure 11 with the acknowledge request (bit RFA = 1).

Prior to both bytes, device address byte and data byte, one must apply a start condition. For this, pull the MODE/DATA pin high for at least t_{Start} before the bit transmission starts with the falling edge. In case the MODE/DATA line was already at a high level (forced PWM mode selection), the device requires no application of a start condition prior to the device address byte.

Close the transmission of each byte with an end-of-stream condition for at least t_{EOS}.

9.4 Device Functional Modes

9.4.1 Power-Save Mode

Setting the MODE/DATA pin to low for both converters enables power-save mode. If the load current of a converter decreases, this converter enters power-save-mode operation automatically. The transition of a converter to power-save mode is independent from the operating condition of the other converter. During power-save mode, the converter operates with reduced switching frequency in PFM mode and with a minimum quiescent current to maintain high efficiency. The converter positions the output voltage in PFM mode to typically 1% above nominal V_{OUTx} . This voltage positioning feature minimizes voltage drops caused by a sudden load step.

In order to optimize the converter efficiency at light load, the device monitors average inductor current. The device changes from PWM mode to power-save mode if in PWM mode the inductor current falls below a certain threshold. The typical output current threshold, which one can calculate using Equation 1 for each converter, depends on V_{IN} .

Equation 1: Average output current threshold to enter PFM mode

$$I_{\text{OUTx_PFM_enter}} = \frac{V_{\text{IN}}}{32 \,\Omega} \tag{1}$$

Equation 2: Average output current threshold to leave PFM mode

$$I_{OUTx_PFM_leave} = \frac{V_{IN}}{24 \Omega}$$
 (2)

To keep the output-voltage ripple in power-save mode low, a single threshold comparator (skip comparator) monitors the output voltage. As the output voltage falls below the skip-comparator threshold (skip comp) of 1% above nominal V_{OUTx} , the corresponding converter starts switching for a minimum time period of typically $1~\mu s$ and provides current to the load and the output capacitor. Therefore, the output voltage increases and the device maintains switching until the output voltage trips the skip comparator threshold (skip comp) again. At this moment, all switching activity stops and the quiescent current reduces to minimum. The output capacitor supplies the load until the output voltage has dropped below the threshold again. Hereupon, the device starts switching again.

The converter leaves power-save mode and enters PWM mode if the output current exceeds the $I_{OUT_PFM_leave}$ current or if the output voltage falls below a second comparator threshold, called the skip-comparator-low (Skip Comp Low) threshold. This skip-comparator-low threshold is 2% below nominal V_{OUTx} and enables a fast transition from power-save mode to PWM mode during a load step.

Power-save mode typically reduces the quiescent current to 19 μ A for one converter and 32 μ A for both converters active. This single-skip comparator threshold method in power-save mode results in a very low output-voltage ripple. The ripple depends on the comparator delay and the size of the output capacitor. Increasing output capacitor values minimizes the output ripple. One can disable the power-save mode by setting the MODE/DATA pin to high. Both converters then operate in fixed PWM mode. Power-save mode enable or disable applies to both converters.



Device Functional Modes (continued)

9.4.1.1 Dynamic Voltage Positioning

This feature reduces the voltage under- and overshoots at load steps from light to heavy load and from heavy to light. Power-save-mode operation activates dynamic voltage positioning and provides more headroom for both the voltage drop at a load step and the voltage increase when a load is switched off, which improves load-transient behavior.

At light loads, in which the converter operates in PFM mode, the output voltage regulation is typically 1% higher than the nominal value. In case of a load transient from light load to heavy load, the output voltage drops until it reaches the skip comparator low threshold set to 2% below the nominal value and enters PWM mode. During a load transition from heavy load to light load, the device also minimizes voltage overshoot because of active regulation turning on the N-channel switch.




Figure 7. Dynamic Voltage Positioning

9.4.1.2 Soft Start

The two converters have an internal soft-start circuit that limits the inrush current during startup. Figure 8 shows control of the output-voltage ramp-up during soft start.




Figure 8. Soft Start

9.4.1.3 100% Duty-Cycle Low-Dropout Operation

The converters offer a low input-to-output voltage difference while still maintaining operation with the use of the 100% duty-cycle mode. In this mode, the P-channel switch is constantly on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery-voltage range. The minimum input voltage to maintain regulation depends on the load current and output voltage, which one can calculate as:

$$V_{INmin} = V_{OUTxmax} + I_{OUTxmax} \times (r_{DS(on)max} + R_L)$$



Device Functional Modes (continued)

with

- I_{OUTxmax} = maximum output current plus inductor ripple current
- $r_{DS(on)max}$ = maximum P-channel switch $r_{DS(on)}$
- R_L = dc resistance of the inductor
- V_{OUTxmax} = nominal output voltage plus maximum output-voltage tolerance

(3)

With decreasing load current, the device automatically switches into pulse-skipping operation, in which the power stage operates intermittently based on load demand. Running cycles periodically minimizes the switching losses, and the device runs with a minimum quiescent current, maintaining high efficiency.

9.4.1.4 Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunction at low input voltages and from excessive discharge of the battery, and disables the converters. The undervoltage lockout threshold is typically 1.5 V; maximum of 2.35 V. In case the interface overwrites the default register values, the new values in the registers REG_DEF_1_High, REG_DEF_1_Low and REG_DEF_2 remain valid as long the supply voltage does not fall below the undervoltage lockout threshold, independent of disabling of the converters.

9.4.2 Mode Selection

The MODE/DATA pin allows mode selection between forced PWM mode and power-save mode for both converters. Furthermore, this pin is a multipurpose pin and provides (besides mode selection) a one-pin interface to receive serial data from a host to set the output voltage, as described in the *EasyScale Interface* section.

Connecting this pin to GND enables the automatic PWM and power-save-mode operation. The converters operate in fixed-frequency PWM mode at moderate-to-heavy loads, and in the PFM mode during light loads, maintaining high efficiency over a wide load-current range.

Pulling the MODE/DATA pin high forces both converters to operate constantly in the PWM mode, even at light load currents. The advantage is that the converters operate with a fixed frequency, allowing simple filtering of the switching frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to the power-save mode during light loads. For additional flexibility, it is possible to switch from power-save mode to forced PWM mode during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements.

In the case of changing the operation mode from forced PWM mode (MODE/DATA = high) to power-save mode (MODE/DATA = 0), enabling the power-save mode occurs after a delay time of $t_{timeout}$, which is 520 μ s maximum.

Setting the MODE/DATA to 1 enables forced-PWM-mode operation immediately.

9.5 Programming

9.5.1 Addressable Registers

Three registers with a data content of 5 bits are addressable. With 5-bit data content, 32 different values for each register are available. Table 1 shows the addressable registers to set the output voltage when the DEF_1 pin works as a digital input. In this case, converter 1 has a related register for each DEF_1 pin condition, and one register for converter 2. A high or low condition on pin DEF_1 (TPS62402-Q1, TPS62404-Q1, and TPS62405-Q1) selects either the content of register REG_DEF_1_High or REG_DEF_1_Low, thus setting the output voltage of converter 1 according to the values in Table 4.

Table 2 shows the addressable registers if the DEF_1 pin acts as an analog input with external resistors connected. In this case, one register is available for each converter. The values in Table 5 set the output voltage of converter 1. Table 6 shows the available voltages for converter 2. Use of a precise internal resistor divider network to generate these output voltages makes external resistors unnecessary (less board space) and provides higher output-voltage accuracy. Enabling at least one of the converters (EN1 or EN2 is high) activates the interface. After the startup time t_{Start} (170 μs), the interface is ready for data reception.

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



Programming (continued)

Table 1. Addressable Registers for Default Fixed-Output Voltage Options (PIN DEF_1 = Digital Input)

DEVICE	REGISTER	DESCRIPTION	DEF_1 PIN	A1	Α0	D4	D3	D2	D1	D0
	REG_DEF_1_High	Converter 1 output voltage setting for DEF_1 = High condition. The content of the register is active with the DEF_1 pin high.	High	0	1	Output voltage setting, see Table				
TPS62402-Q1, TPS62404-Q1, TPS62405-Q1	REG_DEF_1_Low	Converter 1 output voltage setting for DEF_1 = Low condition.	Low	0	0	Output voltage setting, see Tab			ble 4	
1PS62405-Q1	REG_DEF_2	Converter 2 output voltage	Not applicable	1	0	Output voltage setting, see Table			ble 6	
		Do not use		1	1					

Table 2. Addressable Registers for Adjustable-Output Voltage Options (PIN DEF_1 = Analog Input)

DEVICE	REGISTER	DESCRIPTION	A 1	A0	D4	D3	D2	D1	D0
	REG_DEF_1_High	Not available							
TDCC2400 O4	REG_DEF_1_ Low	0	0	See Ta	ble 5				
TPS62400-Q1	REG_DEF_2	Converter 2 output voltage	1	0	See Ta	ble 6			
		Do not use	1	1					

9.5.1.1 Bit Decoding

The bit detection is based on a PWM scheme, where the criterion is the relation between the low time and high time of the low or high bit $(t_{L_xB}$ and $t_{H_xB})$. Bit detection can be simplified to:

High bit: $t_{H \ HB} > t_{L \ HB}$, but with $t_{H \ HB}$ at least $2x \ t_{L \ HB}$, see Figure 9.

Low bit: $t_{L LB} > t_{H LB}$, but with $t_{L LB}$ at least $2 \times t_{H LB}$, see Figure 9.

The bit detection starts with a falling edge on the MODE/DATA pin and ends with the next falling edge. Detection of a 0 or 1 depends on the relation between t_{L} xB and t_{H} xB.

9.5.1.2 Acknowledge

The device only applies the acknowledge condition if all of the following occurs:

- A set RFA bit requests an acknowledge
- The transmitted device address matches with the device address of the device
- · Correct reception of 16 bits occurred

In this case, the device turns on the internal ACKN-MOSFET and pulls the MODE/DATA pin low for the time t_{ACKN} , which is 520 μ s maximum. The acknowledge condition is valid after an internal delay time t_{valACK} . This means the internal ACKN-MOSFET turns on after t_{valACK} , on detection of the last falling edge of the protocol. The master controller keeps the line low during this time.

The master device can detect the acknowledge condition with its input by releasing the MODE/DATA pin after t_{valACK} and reading back a 0.

In case of an invalid device address, or not-correctly-received protocol, application of a no-acknowledge condition does not occur; thus, the internal MOSFET does not turn on, and the external pullup resistor pulls the MODE/DATA pin high after t_{valACK} . One can use the MODE/DATA pin again after the acknowledge condition ends.

NOTE

The master device must have an open-drain output in order to request the acknowledge condition.

In case of a push-pull output stage, TI recommends using a series resistor in the MODE/DATA line to limit the current to 500 µA in case of an accidentally requested acknowledge, to protect the internal ACKN-MOSFET.



9.5.1.3 Mode Selection

Use of the MODE/DATA pin for two functions, interface and mode selection, necessitates a determination of when to decode the bit stream or to change the operation mode.

The device enters forced PWM mode operation immediately whenever the MODE/DATA pin turns to high level. The device also stays in forced PWM mode during the entire protocol reception time.

With a falling edge on the MODE/DATA pin, the device starts bit decoding. If the MODE/DATA pin stays low for at least t_{timeout}, the device gets an internal time-out and enables power-save-mode operation.

The device ignores a protocol sent within this time because the first interpretation of a falling edge for the mode change is at the start of the first bit. In this case, TI recommends sending the protocol first, and then changing to power-save mode at the end of the protocol.




Figure 9. EasyScale Protocol Overview

Table 3. EasyScale Bit Description

BYTE	BIT NUMBER	NAME	TRANSMISSION DIRECTION	DESCRIPTION					
Device	7	DA7	IN	0 MSB device address					
address byte	6	DA6	IN	1					
byto	5	DA5	IN	0					
	4	DA4	IN	0					
4E hex	3	DA3	IN	1					
	2	DA2	IN	1					
	1	DA1	IN	1					
	0 DA0 IN			0 LSB device address					
Data	7 (MSB)	RFA	IN	Request for acknowledge; if high, the device applies an acknowledge condition.					
byte	6	A1		Address bit 1					
	5	A0		Address bit 0					
	4	D4		Data bit 4					
	3	D3		Data bit 3					
	2	D2		Data bit 2					
	1	D1		Data bit 1					
	0 (LSB)	D0		Data bit 0					
		ACK	OUT	Acknowledge condition active 0, the device applies this condition only in the case of a set RFA bit. Open-drain output, the host must pull the line high with a pullup resistor.					
				One can only use this feature if the master has an open-drain output stage. In case of a push-pull output stage, do not request an acknowledge condition.					




Figure 10. EasyScale Protocol Without Acknowledge






Figure 11. EasyScale Protocol Including Acknowledge




Figure 12. EasyScale - Bit Coding




Figure 13. MODE/DATA PIN: Mode Selection




Figure 14. MODE/DATA Pin: Power-Save-Mode and Interface Communication



Table 4. Selectable Output Voltages for Converter 1, With Pin DEF_1 as Digital Input (TPS62402-Q1)

	TPS62402-Q1 OUTPUT VOLTAGE [V] REGISTER REG_DEF_1_LOW	TPS62402-Q1 OUTPUT VOLTAGE [V] REGISTER REG_DEF_1_HIGH	D4	D3	D2	D1	D0
0	0.8	0.9	0	0	0	0	0
1	0.825	0.925	0	0	0	0	1
2	0.85	0.95	0	0	0	1	0
3	0.875	0.975	0	0	0	1	1
4	0.9	1.0	0	0	1	0	0
5	0.925	1.025	0	0	1	0	1
6	0.95	1.050	0	0	1	1	0
7	0.975	1.075	0	0	1	1	1
8	1.0	1.1	0	1	0	0	0
9	1.025	1.125	0	1	0	0	1
10	1.050	1.150	0	1	0	1	0
11	1.075	1.175	0	1	0	1	1
12	1.1	1.2	0	1	1	0	0
13	1.125	1.225	0	1	1	0	1
14	1.150	1.25	0	1	1	1	0
15	1.175	1.275	0	1	1	1	1
16	1.2 (default TPS62402-Q1) 1.215 (default TPS62405-Q1)	1.3	1	0	0	0	0
17	1.225	1.325	1	0	0	0	1
18	1.25	1.350	1	0	0	1	0
19	1.275	1.375	1	0	0	1	1
20	1.3	1.4	1	0	1	0	0
21	1.325	1.425	1	0	1	0	1
22	1.350	1.450	1	0	1	1	0
23	1.375	1.475	1	0	1	1	1
24	1.4	1.5	1	1	0	0	0
25	1.425	1.525	1	1	0	0	1
26	1.450	1.55	1	1	0	1	0
27	1.475	1.575	1	1	0	1	1
28	1.5	1.6	1	1	1	0	0
29	1.525	1.7	1	1	1	0	1
30	1.55	1.8 (default TPS62402-Q1)	1	1	1	1	0
31	1.575 (default TPS62404-Q1)	1.9 (default TPS62404-Q1) 1.925 (default TPS62405-Q1)	1	1	1	1	1



Table 5. Selectable Output Voltages for Converter 1, With DEF1 Pin as Analog Input (Adjustable, TPS62400-Q1)

	TPS62400-Q1 OUTPUT VOLTAGE [V] REGISTER REG_DEF_1_LOW	D4	D3	D2	D1	D0
0	V _{OUT1} Adjustable with Resistor Network on DEF_1 Pin (default TPS62400-Q1)	0	0	0	0	0
	0.6 V with DEF_1 connected to V _{OUT1} (default TPS62400-Q1)					
1	0.825	0	0	0	0	1
2	0.85	0	0	0	1	0
3	0.875	0	0	0	1	1
4	0.9	0	0	1	0	0
5	0.925	0	0	1	0	1
6	0.95	0	0	1	1	0
7	0.975	0	0	1	1	1
8	1	0	1	0	0	0
9	1.025	0	1	0	0	1
10	1.05	0	1	0	1	0
11	1.075	0	1	0	1	1
12	1.1	0	1	1	0	0
13	1.125	0	1	1	0	1
14	1.15	0	1	1	1	0
15	1.175	0	1	1	1	1
16	1.2	1	0	0	0	0
17	1.225	1	0	0	0	1
18	1.25	1	0	0	1	0
19	1.275	1	0	0	1	1
20	1.3	1	0	1	0	0
21	1.325	1	0	1	0	1
22	1.35	1	0	1	1	0
23	1.375	1	0	1	1	1
24	1.4	1	1	0	0	0
25	1.425	1	1	0	0	1
26	1.45	1	1	0	1	0
27	1.475	1	1	0	1	1
28	1.5	1	1	1	0	0
29	1.525	1	1	1	0	1
30	1.55	1	1	1	1	0
31	1.575	1	1	1	1	1



Table 6. Selectable Output Voltages for Converter 2, (ADJ2 Connected to V_{OUT2})

	OUTPUT VOLTAGE [V] FOR REGISTER REG_DEF_2	D4	D3	D2	D1	D0
0	V _{OUT2} Adjustable with resistor network and C _{ff} on ADJ2 pin (default TPS62400-Q1)	0	0	0	0	0
	0.6 V with ADJ2 pin directly connected to V _{OUT2} (default TPS62400-Q1)					
1	0.85	0	0	0	0	1
2	0.9	0	0	0	1	0
3	0.95	0	0	0	1	1
4	1	0	0	1	0	0
5	1.05	0	0	1	0	1
6	1.1	0	0	1	1	0
7	1.15	0	0	1	1	1
8	1.2	0	1	0	0	0
9	1.25	0	1	0	0	1
10	1.3	0	1	0	1	0
11	1.35	0	1	0	1	1
12	1.4	0	1	1	0	0
13	1.45	0	1	1	0	1
14	1.5	0	1	1	1	0
15	1.55	0	1	1	1	1
16	1.6	1	0	0	0	0
17	1.7	1	0	0	0	1
18	1.8	1	0	0	1	0
19	1.85	1	0	0	1	1
20	2	1	0	1	0	0
21	2.1	1	0	1	0	1
22	2.2	1	0	1	1	0
23	2.3	1	0	1	1	1
24	2.4	1	1	0	0	0
25	2.5	1	1	0	0	1
26	2.6	1	1	0	1	0
27	2.7	1	1	0	1	1
28	2.8	1	1	1	0	0
29	2.85	1	1	1	0	1
30	3	1	1	1	1	0
31	3.3 (default TPS62402-Q1, TPS62404-Q1) 3.35 (default TPS62405-Q1)	1	1	1	1	1



10 Application and Implementation


NOTE

Information in the following application sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPS6240x-Q1 family of devices are synchronous dual step-down DC-DC converters. The devices provide two independent output voltage rails. The following information provides guidance on selecting external components to complete the application design.

10.2 Typical Application



10.2.1 Design Requirements

The step-down converter design can be adapted to different output voltage and load current needs by choosing external components appropriate. The following design procedure is adequate for whole V_{IN} , V_{OUTx} and load current range of the TPS6240x-Q1 family of devices.

10.2.2 Detailed Design Procedure

10.2.2.1 Output Voltage Setting

10.2.2.1.1 Converter 1 Adjustable Default Output-Voltage Setting: TPS62400-Q1

Calculate the output voltage as:

$$V_{OUT1} = V_{REF} \times \left(1 + \frac{R11}{R12}\right)$$

where

V_{REF} = 0.6-V (typical) internal reference voltage

(4)

(5)



Typical Application (continued)

To keep the operating current to a minimum, TI recommends selecting R12 within a range of 180 k Ω to 360 k Ω . The sum of R12 and R11 should not exceed approximately 1 M Ω . For higher output voltages than 3.3 V, TI recommends choosing lower values than 180 k Ω for R12. Route the DEF_1 line away from noise sources, such as the inductor or the SW1 line. The FB1 line requires a direct connection to the output capacitor. A feedforward capacitor is not necessary.

10.2.2.1.2 Converter 1 Fixed Default Output-Voltage Setting (TPS62402-Q1, TPS62404-Q1, and TPS62405-Q1)

The DEF_1 pin selects output voltage V_{OUT1} .

Pin DEF 1 = low:

- TPS62402-Q1 = 1.2 V
- TPS62404-Q1 = 1.575 V
- TPS62405-Q1 = 1.215 V

Pin DEF_1 = high:

- TPS62402-Q1 = 1.8 V
- TPS62404-Q1 = 1.9 V
- TPS62405-Q1 = 1.925 V

10.2.2.1.3 Converter 2 Adjustable Default Output-Voltage Setting (TPS62400-Q1):

One can set the output voltage of converter 2 by an external resistor network. For converter 2, the same recommendations apply as for converter 1. In addition to that, use a 33-pF feedforward capacitor C_{ff2} for good load transient response. Calculate the output voltage as:

$$V_{OUT2} = V_{REF} \times \left(1 + \frac{R21}{R22}\right)$$

where

10.2.2.1.4 Converter 2 Fixed Default Output-Voltage Setting

ADJ2 pin must be directly connected with V_{OUT2}:

- TPS62402-Q1, V_{OUT2} default = 3.3 V
- TPS62404-Q1, V_{OLIT2} default = 3.3 V
- TPS62405-Q1, V_{OUT2} default = 3.35 V

10.2.2.2 Output Filter Design (Inductor and Output Capacitor)

The converters operate with a minimum inductance of 1.75 μH and minimum capacitance of 6 μF. The device operation is optimum with inductors of 2.2 μH to 4.7 μH and output capacitors of 10 μF to 22 μF.



Typical Application (continued)

10.2.2.2.1 Inductor Selection

Select the inductor based on its ratings for dc resistance and saturation current. The dc resistance of the inductor directly influences the efficiency of the converter. Therefore, select an inductor with lowest dc resistance for highest efficiency.

Equation 6 calculates the maximum inductor current under static load conditions. The saturation-current rating of the inductor should be higher than the maximum inductor current as calculated with Equation 7. TI makes this recommendation because during heavy load transients the inductor current rises above the calculated value.

$$\Delta I_L = V_{OUTx} \times \frac{1 - \frac{V_{OUTx}}{V_{IN}}}{L \times f_{SW}}$$

where

- ΔI_1 = Peak-to-peak inductor ripple current
- L = Inductor value

$$I_{L\,max} = I_{OUTx\,max} + \frac{\Delta I_L}{2}$$

where

• I_{Lmax} = Maximum inductor current

and the highest inductor current occurs at maximum V_{IN}.

(7)

Open-core inductors have a soft saturation characteristic and they can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. Take into consideration that the core material from inductor to inductor differs, and this difference has an impact on the efficiency.

See Table 7 and the typical application circuit examples for possible inductors.

Table 7. List of Inductors

DIMENSIONS [mm]	INDUCTOR TYPE	SUPPLIER
3.2 × 2.6 × 1	MIPW3226	FDK
3 × 3 × 0.9	LPS3010	Coilcraft
2.8 × 2.6 × 1	VLF3010	TDK
2.8 x 2.6 × 1.4	VLF3014	TDK
3 × 3 × 1.4	LPS3015	Coilcraft
3.9 × 3.9 × 1.7	LPS4018	Coilcraft

10.2.2.2.2 Output-Capacitor Selection

The advanced fast-response voltage-mode control scheme of the converters allows the use of tiny ceramic capacitors with a typical value of 10 μ F to 22 μ F, without having large output-voltage under- and overshoots during heavy load transients. Ceramic capacitors with low ESR values result in lowest output-voltage ripple, and TI therefore recommends them. The output capacitor requires either X7R or X5R dielectric. TI does not recommend Y5V and Z5U dielectric capacitors because of their wide variation in capacitance.

If using ceramic output capacitors, the capacitor rms ripple-current rating always meets the application requirements. The rms ripple current calculation is:

$$I_{RMSCOUTx} = V_{OUTx} \times \frac{1 - \frac{V_{OUTx}}{V_{IN}}}{L \times f_{SW}} \times \frac{1}{2 \times \sqrt{3}}$$
(8)



At nominal load current, the inductive converters operate in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR, plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{OUTx} = V_{OUTx} \times \frac{1 - \frac{V_{OUTx}}{V_{IN}}}{L \times f_{SW}} \times \left(\frac{1}{8 \times C_{OUTx} \times f_{SW}} + ESR \right)$$

where the highest output-voltage ripple occurs at the highest input voltage, V_{IN}.


(9)

At light load currents, the converters operate in power-save mode and the output-voltage ripple depends on the output-capacitor value. The internal comparator delay and the external capacitor set the output-voltage ripple. Higher output capacitors like 22 μ F values minimize the voltage ripple in PFM mode and tighten dc output accuracy in PFM mode.

10.2.2.2.3 Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, the device requires a low-ESR input capacitor to prevent large voltage transients that can cause misbehavior of the device or interference with other circuits in the system. An input capacitor of 10 µF is sufficient.

10.2.3 Application Curves








Figure 16. TPS62400-Q1 Efficiency



















10.3 System Examples




Figure 36. TPS62402-Q1 Fixed 1.2-V and 3.3-V Outputs, Low PFM Ripple Voltage Optimized



System Examples (continued)




Figure 37. TPS62402-Q1 Fixed 1.8-V and 3.3-V Outputs, Low PFM Ripple Voltage Optimized




Figure 38. TPS62404-Q1 Fixed 1.575-V and 3.3-V Outputs

System Examples (continued)




Figure 39. Dynamic Voltage Scaling on V_{OUT1} Controlled by DEF_1 Pin




Figure 40. TPS62405-Q1 1.215-V and 3.35 Outputs

11 Power Supply Recommendations

This device has no special recommendation for the power supply. TI recommends to use the values listed in the *Recommended Operating Conditions* table.



12 Layout

12.1 Layout Guidelines

- As for all switching power supplies, the layout is an important step in the design.
- Place the input capacitor as close as possible to the IC pins VIN and GND. Then place inductor and output capacitor as close as possible to the pins SW1 and GND.
- Connect the GND pin of the device to the PowerPAD of the PCB and use this pad as a star point. For each
 converter, use a common power GND node and a different node for the signal GND to minimize the effects of
 ground noise.
- Connect these ground nodes together to the PowerPAD (star point) underneath the IC. Keep the common
 path to the GND PIN, which returns the small signal components and the high current of the output
 capacitors, as short as possible to avoid ground noise.
- Connect the output voltage-sense lines (FB 1, DEF_1, ADJ2) right to the output capacitor and route them away from noisy components and traces (for example, the SW1 and SW2 lines).
- If operating the EasyScale interface with high transmission rates, route the MODE/DATA trace away from the ADJ2 line to avoid capacitive coupling into the ADJ2 pin.
- A GND guard ring between the MODE/DATA pin and ADJ2 pin avoids potential noise coupling.

12.2 Layout Example




Figure 41. Layout Diagram



13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS62400-Q1	Click here	Click here	Click here	Click here	Click here
TPS62402-Q1	Click here	Click here	Click here	Click here	Click here
TPS62404-Q1	Click here	Click here	Click here	Click here	Click here
TPS62405-Q1	Click here	Click here	Click here	Click here	Click here

13.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

EasyScale, the EasyScale, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





30-Apr-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS62400QDRCRQ1	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	SHI	Samples
TPS62402QDRCRQ1	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	SJS	Samples
TPS62404QDRCRQ1	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	OET	Samples
TPS62405QDRCRQ1	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	SJT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

30-Apr-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS62400-Q1, TPS62402-Q1, TPS62404-Q1:

Catalog: TPS62400, TPS62402, TPS62404

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Apr-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62400QDRCRQ1	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62402QDRCRQ1	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62404QDRCRQ1	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62405QDRCRQ1	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 30-Apr-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62400QDRCRQ1	VSON	DRC	10	3000	367.0	367.0	35.0
TPS62402QDRCRQ1	VSON	DRC	10	3000	367.0	367.0	35.0
TPS62404QDRCRQ1	VSON	DRC	10	3000	367.0	367.0	35.0
TPS62405QDRCRQ1	VSON	DRC	10	3000	367.0	367.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204102-3/M





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.