



Ahish Deshpande - 2018102022 Shivansh - 2018102007

DESIGN

DESIGN: Overall Block Diagram



DESIGN: Pixel Counter Block Diagram




Flow that will be used


We have implemented our project using the FPGA flow and the ASIC flow.

Illustrative Reports & Diagrams


PIXEL CLOCK: Xilinx RTL Schematic




PIXEL CLOCK: Xilinx Timing Diagram




MAIN BLOCK: Genus RTL Schematic




MAIN BLOCK: Xilinx Timing Diagram - I




MAIN BLOCK: Xilinx Timing Diagram-II



PIXEL COUNTER: Xilinx RTL Schematic



INNOVUS LAYOUT



RESULTS

& Comparison with Unoptimized Project

PRE-OPTIMIZATION REPORTS: AREA

TOOL USED	AREA(µm²)
GENUS	1069 + 981 = 2050
INNOVUS	1069.4997 + 980.9424 = 2050.3921

PRE-OPTIMIZATION REPORTS: POWER

TOOL USED	POWER
GENUS	0.1965mW
INNOVUS	0.1493mW


POST-OPTIMIZATION REPORTS: AREA

TOOL USED	AREA(µm²)
GENUS	1010 + 928 = 1938
INNOVUS	1030.1409 + 948.3957 = 1978.5366


POST-OPTIMIZATION REPORTS: POWER

TOOL USED	AREA
GENUS	0.1819 mW
INNOVUS	0.1459 mW

RESULT SUMMARY (POWER)



RESULT SUMMARY (AREA)



Thank You!