SALL	Hon
Down	MOM

Roll Number:		Sec	tion:	か .
* (* * (* *) * (* *) * (* *) * (*	Jniversity o	f Computer and Emerging Sci	ences, Lahore Ca	
STONAL UNIVERSITY	Course: Program:	BS(Computer Science)	Course Code: Semester:	Fall 2020

Duration: 3 Hours 22-02-2021 Paper Date: All (Your section Section:

Total Marks: 110 45% Weight Page(s): 11 Roll. No

Instruction/Notes:

This is an open note/book exam. All the answers should be written in provided space on this paper. Rough sheets can be used but will not be collected and checked. In case of any ambiguity, take reasonable assumption. Questions during exam are not allowed. ATTEMPT ALL QUESTIONS UNLESS GIVEN EXPLICIT INSTRUCTIONS FOR YOUR SECTION. SHARING CALCULATOR IS NOT ALLOWED.

Question 1: Short Questions [10 x 5 = 50 Marks]

Exam:

What will be the content of memory (in HEX) before and after the execution of the following code?

[org 0x0100] jmp start num1: db 0xA dw 0x1234 dd 0xABCDEF09 start: mov ax, [num1+5] add ax, [num1+2] GD+12 mov [num1], ax mov ax, 0x4c00 ; terminate program int 0x21

Memory Configuration BEFORE Execution:

Address	Num1+0	+1	+2	+3	+4	+5	+6	+7	+8	+9
Content	OA	34	12	09	EF.	CP	AB			

Memory Configuration AFTER Execution:

Address	Num1+0	+1	+2	+3	+4	+5	+6	+7	+8	+9
Content	DF	34	12	09	EF	CP	AB.	1 100	1 - 1, 5 - 1 - 1,	

II. Write Assembly language code for the following if $dx \le cx$, ax = 1, else ax = 2

mov ax, 2 and-condition

FAST School of Computing

Page 1 | 11

Section:			
	- values of	registers	and

Find the values of Sign, Carry, Overflow, and Zero flag given the values Roll Number:

rii. Find the values of the operations.	CF OF	SF	ZF
MOV AL , 10	00	(2)	1
MOV BL, 20 ADD AL, 10 SUB AL, BL MOV AL, 66H	01	1	0
MOV BL, 1AH ADD BL, AL		Solution	of Part (IV)

A function takes three parameters P1, P2, P3, returns two values Output1, Output2, declares one local variable IV. (local1), and saves AX, BX and CX registers. What will be the configuration of the stack for this function after pushing all these variables and registers? Fill in the given stack. Also specify where BP and SP should be pointing?

٧.

c.

If SP = 1735h and SS:SP = 37B35h, \$5+ 01735= 37B35h Fill in the blanks ss = 0x 3640

If SS = FE07h and SS:BP = FF565h, FE070h+BP= FF565h bpb. BP = 0x 1475

A parallel port is mapped to interrupt number OxOF, address of its service routine (handler) can

be found at times per second. Timer tick comes d.

P3 PZ output2 Stack

bp

retadoress

The following code is trying to copy the arrays 0th to 9th element to 1st to 10th elements. For example if array initially 1,2,3,4,5,6,7,8,9,10,11,12 after code runs it should be VI. 1,1,2,3,4,5,6,7,8,9,10,12 But there is a mistake in this code. Identify and correct the mistake. (Hint: Source and Destination are overlapping)

Code with Mistakes	Corrections (Write Correct Lines O	uīā)
00 push ds 01 pop es 02 Mov cx, 10 03 Mov si, array 04 Mov di, array+1 05 cld 06 Rep movsb 07 mov ax, 4c00h 08 int 21h 09 array: db 1,2,3,4,5,6,7,8,9,10,11,12	-> mov si, aur+9, mov di, asvay+10.	

(sh)

VIII. The following keyboard custom ISR is trying to block the numbers from 0 to 9 from the keyboard, the rest of the keys should work as before. Complete the code of KBSIR. (Only write the lines that are to be added in kbISR, don't write the whole code again. Assume that kbsir has been hooked by start and oldisr variable saves the values of old keyboard ISR. DON'T WRITE START

CODE)	Additions in Code
Code	· · · · · · · · · · · · · · · · · · ·
01 oldisr: dd ; stores old isr	
02 kbisr:	
03 push ax	1 =
04 ; read a char from keyboard	
05 in ax, 0x60; asci in ah and scan code in	somp for foldes R
al	mp far gover isk
06 cmp ah, 30h; asci of 0	J J
07 JL exit	
08 cmp ah, 39h; asci of 9	
09 JG exit	> - A-
10 exit:	1866
11 mov al, 0x20	
12 out 0x20, al	and the second of the second o
13 pop ax	

IX. [For All Sections Except Section E] Consider 5 cache levels. It takes 0.001us to read from cache L1, 0.0015μs to read from L2, 0.01μs from L3, 0.05 μs from L4 and 0.3 μs from L5. Data is found in L1 70% of time, 15% of the time in L2, 10% of the time in L3, 3% of the time in L4 and 2% of the time in L5. What is the average access time? (μs stands for micro second 1 μs = 10-6 s)


```
(0.001) * 70%-
+(0.001+0.015) * 15%
+(0.001+0.0015+0.01) *10%
+(0.001+0.0015+0.01+0.00) *3%.
+(0.001+0.0015+0.001+0.05+0.18) *2%.
```

	-41	an'	
Se	CLII	,,,,	<i>-</i>

Part (IX) [for Section E ONLY] Following program is trying to print the right aligned "This is conpart (IX) [for Section E ONLY] Following program is trying to print the code to produce required in the last row of video memory using BIOS service 0x10. Modify the code to produce required in the last row of video memory using BIOS service 1x10. Clearly highlight the lines/segment having errors and contains the code to produce required the lines of the last row of video memory using BIOS service 0x10. Final" in the last row of video memory using BIOS service bx10. House required output (sample output is shown below). Clearly highlight the lines/segment having errors and write

only modified (neat) code in the same space. Sample Output:

This is COAL Final



[For All Sections Except Section E] For each of the following questions, you are given some information and you are required to find one value. In case the given information is not enough to find the values, write "Info not enough" in answer and specify which info is missing.

										5			Answer
					Que	estio	n			con i	c1115	what	10
-i.	Given the clock cycle of a pipelined processor is1µs, what									Yous .			
		_											
ii.	Given	the	fre	eq of	a n	on-pi	pelin	iea pr	ocess on inc	truct	ions?	at is	20
	the t	hrou	ıghpι	ıt of	this	pro	cesso	701	11 1113	is	ions?	t the	not enough info
iii.	Giver	th	e fr	eq o	f a	pipe	linea	proc	essur	tions:	is?		not enough into
	throu	ıghpı	it of	f thi	s pro	cess	or to	. 11 11	5+20	tions	5 ta	ikes_2	7
iv.	A pi	elir	ned p	proce	ssor.	with	5 51	ages,	imo i	c A 1 ₀	ıs Wh	akes_2	2.6+0/us: 2.74
	μs, 2	2.5µs	5, 2	.6μs,	and	0.5µ	s, La	tcn t	IIIE I	5 U. II		nat is	C 10 1 Colons 7 5 100
	the (lock	Cy	cle?		<u> </u>				ctag	o nine	aline	
٧.	Cons:	ider	the	foll	owing	Ins	truct	1002	LII a o	Scap	co ha:	eline.	
	Assur	ne th	iat t	there	are	no a	ata na	azarus	01.1	hnanck	ing t	zards.	
	If t	he 1	st i	nstru	uct10	n is	a co	naiti	onar i	hnand	ch)	to I6,	
	how i	nany	cyc.	les w	ill t	oe wa	stea	petor	e the	brand	-11:		
	a												L. A.
	11	FI	DI	co	FO	EI	wo						4 cycles are wasted
	12		FI	DI	CO	FO	El	wo					The stand
			V.						1110				are waster
	13		11	FI	DI	CO	FO	EI	wo				
	14				FI	DI	co	FO	EI	WO			
	15		-	TO MAKE	MILITARIA MARIA	-EL	DI	со	ĘΟ	El	WO		
	16		-				Fγ	DI	co	FO	EI	WO	

Section:	35 0 50		 	

part (X) [For Section E ONLY] Consider two different processors P1 and P2 executing the same instruction set. P1 has a 3 GHz clock rate and a CPI of 1.5. P2 has a 2.5 GHz clock rate and a CPI of 1.0.

a. Which processor has better performance expressed in instructions per second? Show your calculations to get credit.

b. If each processor executes a program in 10 seconds, find the number of cycles and the

Solution

Solution

Question 2 [12 Marks]: It takes 10μs to complete one instruction in a non-pipelined processor. We were able to convert the circuit to a 5 stage pipeline processor. Stage 1 to 5 take 2μs, 1.5μs, 3μs, 2μs, 1.5μs resp. Latch time is 1μs. Calculate the following values for pipeline and non-pipelined processor (Write the answer in the given table) Note for Section E: Ignore Latch Time.

Value	Non-Pipeline	Pipeline
Clock Cycle	4 us = 3 ust Lus.	lous.
Frequency (clock speed)	Yus	Yous.
Latency (Time it takes to complete one instruction)	5 x 4 us = 20 us .	104s.
Throughput for 100 instructions [For all Section except E]	(100+5-1) =4005 = 0.24	100 = 100 = 0.1
Time required to complete 100 instructions [For Section E ONLY]		
Speedup of pipeline processor for 1 instruction	10 10 us = 0.5	
Speedup of pipeline processor for 100 instructions	100 x 1048 = 1000	u = 2.4.

FAST School of Computing

Page 5 | 11

(104) 4ws

Consider the following instructions in the 6 stage pipeline. Assume that there are no data hazards or control hazards. Given the following memory reads are required by different stages of each instruction add the stalls to omit resources hazards. Fill the table given below

- FI of all instructions read from memory.
- FO of only I1, I3, and I6 from memory.
- WO of only I2 and I3, 14 is from memory.

Rest of the FO and WO are from registers and have no conflict.

*Note the FI stands for Fetch Instructions, DI for Decode Instruction CO for Calculate operands, FO for Fetch operands, EI for Execute instruction, and WO for write operands

					-	7	1 5			1.171	5 a 1						
FI	1:1	21	W	FO	EI	WO	N. I			ē.		1 2 7/					
2	F		DF	Co	Fo	EI	W	(=_ 1	1 2					111
3			FJ	DÎ	CO	FO	EI	wo							11.00		
	1_	, =	1	Stall (FI	DI	00	FO	E1	(R))	į.					
						Stall	Stall	Stall	FI	DI	00	Fo	E(Wo			
5		-	·-							Stall	(FI)	DI	CO	(FO)	EI	wo	
	F1) 2	F1) '12 2 (F) 3	F1) 'D1 2 (F) 3 ($ \begin{array}{c cccc} \widehat{F_1} & D_1 & C_1 \\ \widehat{F_1} & D_1 \\ \widehat{F_1} & \widehat{F_2} \\ 3 & F_1 \end{array} $	(F) 'DI CO (FO) 2 (F) DI CO 3 (FJ) DI	F) DI W FO E1 2 (F) DI CO FO 3 (F) DI CO 4011 F)	F) DI CO FO E1 WO 2 (F) DI CO FO 3 (F) DI CO FO Stall (F) DI	F) DI CO FO E1 WO 2 (F) DI CO FO E1 (WO) 3 (F) DI CO FO E1 3 SAU(F) DI CO	(F) DI CO FO E1 WO 2 (F) DI CO FO E1 (WO) 3 (F) DI CO FO E1 (WO) Stall (F) DI CO FO	(F) DI CO (FO) E1 WO 2 (F) DI CO FO E1 (WO) 3 (F) DI CO (FO) E1 (WO) 3 (F) DI CO (FO) E1 (WO) 3 (F1) DI CO (FO) E1	(F) DI CO (FO) E1 WO 2 (F) DI CO FO E1 (WO) 3 (F) DI CO (FO) E1 (WO) Stall (F) DI CO (FO) E1 (WO) Stall (F) DI CO (FO) E1 (WO) Stall (FI) DI CO (FO) E1 (WO)	(F) DI CO FO E1 WO 2 (F) DI CO FO E1 (WO) 3 (F) DI CO FO E1 (WO) 5 Stall (F) DI CO FO E1 (WO) 6 Stall Stall Stall (FI) DI CO	(F) DI CO FO E1 WO 2 (F) DI CO FO E1 (WO) 3 (F) DI CO FO E1 (WO) 5 Stall (F1) DI CO FO E1 (WO) 6 Stall Stall Stall (FI) DI CO FO	(F) DI CO (FO) E1 WO 2 (F) DI CO FO E1 (WO) 3 (F) DI CO (FO) E1 (WO) 3 Stall (F1) D1 CO FO E1 (WO) 5 Stall Stall Stall (FI) DI CO FO E((F) DI CO FO E1 WO 2 (F) DI CO FO E1 (WO) 3 (F) DI CO FO E1 (WO) Stall (F) DI CO FO E1 (WO) Stall Stall Stall (FI) DI CO FO E(WO	2 (F) DF CO FO EI (W) 3 (F) DD CO FO EI (WO) 5 Stall (F) DI CO FO EI (WO) 5 Stall Stall (F) DI CO FO E(WO	(F) DI CO FO E1 WO 2 (F) DI CO FO E1 (WO) 3 (F) DI CO FO E1 (WO) Stall (F) DI CO FO E1 (WO) Stall Stall Stall (FI) DI CO FO E(WO)

FAST School of Computing

Page 6 | 11

Question 3 diagri Prising lenent at lon o pioline

The Secretary of Secretary

Question 4 - Cache [10+10 = 20 Marks]: Consider a sequence of memory address references given below In the sequence, each word address is provided in both the decimal and binary formats. Below each address, the relative time at which these references occur is also listed. Memory contents and addresses are shown in the second table.

	Data Access Sequence									
Time	Address Decimal	Anddress Binary								
1	28	00 01 11 00								
2	40	00 10 10 00								
3	36	00 10 01 00								
4	16	00 01 00 00								
5	52	00 11 01 00								
6	36	00 10 01 00								
7	8	00 00 10 00								
8	12	00 00 11 00								
9	36	00 10 01 00								
10	40	00 10 10 00								
11	36	00 10 01 00								
12	40	00 10 10 00								

=	Memory	·
Address Decimal	Address Binary	Data
8	00 00 10 00	25
	00 00 11 00	45
12	00 01 00 00	4
16	00 01 01 00	83
20	00 01 10 00	12
24		39
28	00 01 11 00	
32	00 10 00 00	53
36	00 10 01 00	52
40	00 10 10 00	96
44	00 10 11 00	63
48	00 11 00 00	57
52	00 11 01 00	236
56	00 11 10 00	263
60	00 11 11 00	55

Now consider two different 8-word caches shown below. Assume that each of the caches was used independently to facilitate memory access for the sequence above. For each cache type, assume that the cache is initially empty. Assume that the least-recently used (LRU) scheme is used where appropriate. Also, when inserting an element into the cache, if there are multiple empty slots for one index, you should insert the new element into the left-most slot (first available slot).

Part (A): Use the direct-mapped cache to facilitate memory access for the memory sequence above. You should fill in the binary form of the Tag values. Show the final contents of the cache in the table below, and compute the hit rate and miss rate.

						_	
		Index		Cache			
			v	Тад	Data	-	Hit
	all	9000	, {	200101 M 200010 M	96/4/25/96		Mis
	ati	dix		(2) 60001 M	/		
	C	2010					
-		3 010					
		4100	< 4) 00011N)	39/52/23	6	7
		5	7 () 00/10m	52/45/52		
0	Mak	C ₆	-/ \$	00100M			
l	nog	X 7.		volon M (OH .			
	4(1	.00)				L	
			-	-			

Direct-Mapped Cache Summary

FAST School of Computing

Cirled Number Page 8/11 Shows relative time of access

					Section:				
			en e		Section:				
iven below each of the control of th	Number:			sacha ta fac	ilitate memo	ory acce	ess for the me	emory seq	uence
En /	, use	the <u>2-way se</u>	t associative the binary for	m of the Tag	values. She	w the	final content:	s of the	cache
on elon	t (B).	ould fill in	t associative the binary for mpute the hit	rate and miss	rate.				
C COCH	table l	below, and co	the binary for mpute the hit	, acc and mast		1			
SUCH !				2-way Set Assoc	MINE CACHE			Data	
	Set	v	Tag	Data		7	Tag	4	1 - 1
	60	(1)	000111 M	39/52/2	36/	- (Z) C	01010	96/4/	152/4
		au 3 3	00100 M	25/50	4-	(4)	000100 M		/
	- a	it,	001101 M	/ \	241	600	POTOOM		
	1 1 /	nder (S			all 1				
2	10	00 (7)	000000M	\mathcal{D}_{μ}	at I	\sim	00011 ^N		
	2 3	set 1 9)00/00/M([[V H	100	-(10)	001010 M((1)H	
	11		1	I	Set 1				
	3								
		sociative Carl	he Summary						
	-	sociative Cac	ne Juninary		A 1	ا	1-14 Das	t as	
Hit	Rate:	2/12		V U	U to	1	DOIN JOSE		
					10+	. 1	both par	Silten	
Miss	s Rate: _	10/12	7		aaren	5	vw(w		10:1
	ction F	Drogramming	[20 Marks]: You	ı are required	to implement	t a game	: CollectCoins	with fol	TOMTUB
Ques	stion 5 - uirements	1 og i annizoig	[**************************************					
							aht direction	until th	e game
	• A sta	ar '*' will ke	ep moving on th	he screen in U	p, Down, Let	τ or Kl	'Ruc atteccion	uncar en	- 6
			-L itc noc	CITION STEPP P	ABLA CIOCKLE				
	• Init:	ially '*' will	he moving tou	wards right i.	e the 'T'	MITT 20	art from a sec		

- (0, 0) and it will keep moving from the first to last column of first row until the user changes its direction.
- Direction of the '*' can be changed by using Up, Down, Left or Right arrow keys (you may assume any scan codes for these keys).
- Downward movement means the '*' will keep moving from first to last row of same column until user changes its direction.
- <u>Due to time constraint, our game is not supporting Left and Up movement</u>, so you are NOT required to handle Left and Up movement.
- Assume there are randomly placed Green and Red cells (coins) on the screen at the start of
 your game (you are NOT required to place green and red cells on screen). If the '*' crosses
 a green cell, one point is added to your score and the cell is cleared (i.e. it becomes
 black). Displaying score on screen is also NOT required.
- If the '*' hits a Red cell, the game is over and it terminates successfully i.e. your program will terminate and DOSBOX and command prompt will run normally.

Important Note: Assume that you are already given a subroutine 'CalculateOffset' that takes row and col as parameter, calculates position offset and saves it in 'DI' register. You may call it where required, do not write this function again. Instead of writing code to save state of all registers just comment "; pushing all registers here" and similarly just comment for restoring registers. If required, just call functions given in book, do not write those functions again. Variables row, col and direction are already given to handle position and directions, do not use any other variable for this purpose. Comment your code properly.

FAST School of Computing

Page 9 | 11

logical important code is within where calculate-offest with colum use global [org 0x0100] ;Write your KBISR here jmp start ; Use only following variables for position and initialize <u>;_direction</u> ; initial position row = 0 push ax col: dw 0 ; initial position col = 0 dir: dir. ; initially direction is Right ; declare other variables here (if reqd.) Score dwo ddkbisr. dd push ols Score dwo push CS terminale: devo deltineridd 0 push ds ; Write your start functionality here ; Hook Kbisk & timer ISR. in ax, ox60 XOY ax, ax scan code of down cmp al, 1; moi/ morex, ax movax, [es: 9*4] jne comp-right mor [old kbist], ax mov "yte [dur], 'D' mor ax, [es. 9x4427 mor [old Kbisr+2], ax jmp end-Kbist mor word les : 9x47, thus amp_right: mor word [es: 9*4+2], cs cup al, -> sancode of Jne end-kbist right ; for time same code as above 8, instead of 9 Ey old lineer instead of Kbist ; Check termination mor byte [dir], (R) inf-100p: cmp terminate, 1 end kbist jne inf-loop mor al, 20h ; untiook. mor ax, [oldkbiss]. out soh, al mov bx, [old kbisr+2] pop ds mor [es: 9*4], ax mor [es: 944427 bx pop ax [same code fortimer, 8 instead of 9] So oldeiner instead of old Kbisr]. iret mov ax 4cooh

FAST School of Computing

int 21h.

tode written in blue is the logic building part Page 10/11 Eq will carry most of the marks -

; Write your Timer routine here ; initialize push a push QS mov ax, brook ; clear current (xow, col) call calc-offset mor [es, di], 0720h ; set new (row, w) based comptyle dir], (P) fre comp_right ine [row] of hets & cup [sow], 24 borndy fre end-set-coordinates mor [now], 0 curp-right comp byte [dir], 'R' Jue end. set-coordinates Finc (col) / cmp [col], 79 jne end-set-coordinates mor [wl], o

;Space for your code end-set-coordinates: ; check what color is at new [row, kol] ; Ex termate /mov/-11score accordingly call calc-offset. mor ax, [es; di] oup ah, redustor. jne cup- green mor [terminate], 1 jmp end timer cup- green: cup at, green wor fre compositable inc [score] just move mor [es:di], 07 x h end-timer: mor al, 20h out Doh, al pop a

irel.