

# Computer Systems Engineering Department ADVANCED DIGITAL SYSTEMS DESIGN ENCS533

Report for the project

Instructor: Dr. Abdallatif Abuissa

Student name and number:

Ahmad Nidal Hamad 1180060

Date: 17-12-2020

#### Abstract

Adders are one of the most recently used combinational circuits in most of the ICs.

In this project we are going to design a two-bit BCD adder which takes two numbers represented in the BCD format and calculates the sum of them in the BCD format also.

First of all, I will be giving a brief introduction to the circuit used in the project.

Secondly, I will explain the design procedure starting with the main ideas and ending with a complete code.

Thirdly I am going to discuss the simulation result including faulty case.

Finally, I will give my conclusion about the whole project.

### Contents

Introduction	
Adders	1
Half Adder:	1
Full Adder:	1
4-Bits full adder:	1
Look ahead adder	2
1-Bit BCD adder	3
2-Bit BCD adder	3
Registers	4
Design philosophy	5
Building the gates	5
Building the full adder	5
Building the 4-Bits ripple adder	6
Building the 4 bits look ahead adder	6
Building the carry generator	6
Budling the 4-Bits look ahead adder	7
Building the 1-digit BCD adder	8
Building the 2-digits BCD adder	9
Building the registers	9
Building the full system	10
Building the test bench	10
Budling the result analyzer	13
Calculating the required clock period and maximum latency for each adder	13
Simulation results and discussion	14
Simulation using the ripple adder	14
Simulation using the look ahead adder	15
Simulation with a fault in the circuit	16
Conclusion	17
References	18
Appendix	19
Full code	19

## Figures

Figure 1:Half adder circuit	1
Figure 2:Full adder circuit	1
Figure 3:4-Bits full adder circuit	1
Figure 4:Carry generator circuit	2
Figure 5:1-Bit BCD adder circuit	3
Figure 6:2-Bits BCD adder circuit	3
Figure 7:And gate code	5
Figure 8:Full adder code	5
Figure 9:4-Bits ripple adder code	6
Figure 10:Carry generator code	6
Figure 11:4-Bits look ahead adder code	7
Figure 12:1-Digit BCD adder code using ripple adder	8
Figure 13:1-Digit BCD adder code using look ahead adder	8
Figure 14:2-Digits BCD adder code	9
Figure 15:Registers code	9
Figure 16:Full system code	10
Figure 17:Test bench code part 1	11
Figure 18:Test bench code part 2	
Figure 19:Result analyzer code	13
Figure 20:Ripple adder simulation result 1	
Figure 21:Ripple adder simulation result 2	
Figure 22:look ahead adder simulation result 1	
Figure 23:look ahead adder simulation result 2	
Figure 24:Full adder code with a fault	16
Figure 25:Faulty circuit simulation result	16

#### Introduction

In this introduction I will introduce briefly all the circuits used in this project.

#### Adders

#### Half Adder:

Half adder is a combinational circuit that used to perform addition of two bits by giving two values the sum of the two bits and the carry out. [1]




Figure 1:Half adder circuit

#### Full Adder:

Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are A and B and the third input is an input carry as C-IN. The output carry is designated as C-OUT and the normal output is designated as S which is SUM. .[1]




Figure 2:Full adder circuit

#### 4-Bits full adder:

A 4-Bits binary adder is usually built using four full adders by connecting them together in a way that every bit of each number goes to one adder and the input carry is taken from the output carry from the previous adder (the input carry of the first adder is usually set to be zero)




Figure 3:4-Bits full adder circuit

#### Look ahead adder

In ripple carry adders, for each adder block, the two bits that are to be added are available instantly. However, each adder block waits for the carry to arrive from its previous block. So, it is not possible to generate the sum and carry of any block until the input carry is known. The block waits for the block to produce its carry. So, there will be a considerable time delay which is carry propagation delay.

A carry look-ahead adder reduces the propagation delay by introducing more complex hardware. In this design, the ripple carry design is suitably transformed such that the carry logic over fixed groups of bits of the adder is reduced to two-level logic. Let us discuss the design in detail.

The carry output Boolean function of each stage in a 4 stage carry look-ahead adder can be expressed as

$$C_1 = G_0 + P_0 C_{in}$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_{in}$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{in}$$

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{in}$$

From the above Boolean equations, we can observe that C4 does not have to wait for C3 and C2to propagate but actually is propagated at the same time C3 as C2 and. Since the Boolean expression for each carry output is the sum of products so these can be implemented with one level of AND gates followed by an OR gate.




Figure 4:Carry generator circuit

#### 1-Bit BCD adder

Since the BCD number is a normal binary number, to add two BCD number we can use the 4-Bits binary adder. But the only difference that when adding two BCD digits the answer can be in correct so we need to modify it by adding 6 using the 4-Bits binary adder again.

The output of adding two BCD digits is incorrect if the answer exceeds 9 (it is known that the maximum value of a one-digit BCD is 9), so by looking at the output we can notice that the answer is incorrect if there is a carry or if the fourth bit is set to 1 with either the second or the third bit.




Figure 5:1-Bit BCD adder circuit

#### 2-Bit BCD adder

In the same way a 2-bit BCD adder can be built structurally using two of the 1-bit BCD adders by Appling the first digit of each number to first BCD adder and applying the other digits with the output carry to the second one.




Figure 6:2-Bits BCD adder circuit

#### Registers

The register is the only sequential circuit used in this project, which means that it needs a clock to operate.

Register in a sequential circuit that is used to store a data from the input whenever at the rising or the falling edge of the clock depending on the type of the register.

#### Design philosophy

#### Building the gates

```
--Basic Gates
 4 library ieee;
    use ieee.std_logic_1164.all;
 6 | entity and2 is
         port( a,b:in std logic;
          c: out std_logic);
 9 | end entity and2;
10
11 | architecture arc of and2 is
12
    begin
13
         c<= (a) and (b) after 8 ns;</pre>
14
     end architecture arc;
15
```

Figure 7:And gate code

As shown in the above code, the and gate is being built with its suitable delay. Also, all the other gates were built is the same way.

#### Building the full adder

The full adder was built structurally using the predefined gates as follows:

```
library ieee;
use ieee.std_logic_1164.all;
entity full_adder is
    port(a,b,cin:in std_logic;
    sum,cout: out std_logic);
end entity full_adder;

architecture arc of full_adder is
signal temp1,temp2,temp3:std_logic;
begin
    g1: entity work.xor2(arc) port map(a,b,temp1);
    g2: entity work.and2(arc) port map(a,b,temp2);
    g3: entity work.and2(arc) port map(cin,temp1,temp3);
    g4: entity work.xor2(arc) port map(temp1,cin,sum);
    g5: entity work.or2(arc) port map(temp2,temp3,cout);
end architecture arc;
```

Figure 8:Full adder code

As we can see from the figure the adder is built structurally as discussed earlier in the theoretical part.

#### Building the 4-Bits ripple adder

The 4-Bits ripple adder was built structurally using four full adders as follows:

```
library ieee;
use ieee.std_logic_1164.all;
entity four_bit_adder is
    port(a,b:in std_logic_vector(3 downto 0);
         cin:in std_logic;
          s: out std logic vector (3 downto 0);
       cout: out std_logic);
end entity four bit adder;
architecture arc of four_bit_adder is
signal c:std_logic_vector(4 downto 0);
begin
    c(0) <= cin;
    g:
    for i in 0 to 3 generate
        g1:entity work.full_adder(arc) port map(a(i),b(i),c(i),s(i),c(i+1));
    end generate g;
    cout <= c(4);
end architecture arc;
```

Figure 9:4-Bits ripple adder code

As shown in the code, the four-bit adder is built structurally using four full adders also as shown in the theoretical part. Generate statement is used to simplify the code and reducing the number of lines needed for each 1-bit adder

#### Building the 4 bits look ahead adder

#### Building the carry generator

The carry generator was built structurally using the pre-defend half adder and the basic gates.

```
library ieee;
use ieee.std_logic_l164.all;

entity carry_generator is
    port(v:in std_logic_vector(6 downto 0);
    c2,c3,c4:out std_logic);
end entity carry_generator;

architecture arc of carry_generator is
signal pl,p2,p3,g1,g2,g3,a,b,c,d,e,f:std_logic;
begin
    x1:entity work.and2(arc) port map(v(1),v(2),p1);
    x2:entity work.xor2(arc) port map(v(1),v(2),p1);
    x3:entity work.and2(arc) port map(v(3),v(4),g2);
    x4:entity work.xor2(arc) port map(v(3),v(4),p2);
    x5:entity work.xor2(arc) port map(v(5),v(6),p3);
    x6:entity work.xor2(arc) port map(v(0),p1,a);
    x8:entity work.and2(arc) port map(v(0),p1,a);
    x8:entity work.and2(arc) port map(p2,p1,v(0),c);
    x10:entity work.and3(arc) port map(p2,p1,v(0),c);
    x11:entity work.and2(arc) port map(p2,p3,d);
    x12:entity work.and3(arc) port map(p2,p3,d);
    x13:entity work.and3(arc) port map(p1,p2,p3,e);
    x14:entity work.and4(arc) port map(y0,p1,p2,p3,e);
    x15:entity work.or4(arc) port map(y0,p1,p2,p3,f);
    x15:entity work.or4(arc) port map(y3,f,e,d,c4);

end architecture arc;
```

Figure 10:Carry generator code

In this step, the carry generator is built structurally using the basic gates.

The vector used in the code will be shown in details when talking about the full system for the look ahead adder.

The variables a b c d and e are used to store the output of each and gate temporarily in order to use it as an input for the or gates later.

#### Budling the 4-Bits look ahead adder

Finally, the 4 bits look ahead adder was built structurally using the carry generator and the basic gates.

```
library ieee;
use ieee.std_logic_l164.all;
entity adder_look_ahead_4bit is
    port(a,b:in std_logic_vector(3 downto 0);
    cin:in std_logic_vector(3 downto 0);
    cout: out std_logic, vector(3 downto 0);
    cout: out std_logic, vector(3 downto 0);
    cout: out std_logic, vector(6 downto 0);
end entity adder_look_ahead_4bit is
signal v:std_logic_vector(6 downto 0);
signal cl,c2,c3,c4:std_logic;
begin
    x1: entity work.full_adder(arc) port map(a(0),b(0),cin,s(0),c1);
    v(0)<=c1;
    v(1)<=a(1);
    v(2)<=b(1);
    v(2)<=b(1);
    v(3)<=a(2);
    v(4)<=b(2);
    v(4)<=b(2);
    v(5)<=a(3);
    x2:entity work.carry_generator(arc) port map(v,c2,c3,c4);
x3: entity work.full_adder(arc) port map(a(1),b(1),c1,s(1));
x4: entity work.full_adder(arc) port map(a(2),b(2),c2,s(2));
x5: entity work.full_adder(arc) port map(a(2),b(2),c2,s(2));
x5: entity work.full_adder(arc) port map(a(3),b(3),c3,s(3));
cout<=c4;
end architecture arc;</pre>
```

Figure 11:4-Bits look ahead adder code

Here it is obvious that the 4-Bits adder is built structurally using the pre-implemented carry generator.

Also, for the simplicity, the first half adder is invoked out of the carry generator and then all the bits of each variable with the carry got from the first half adder was copied to a vector to reduce the size of signals needed in the carry generator entity as follows:

- V (0) contains the first carry
- V (1) contains the second bit of the first number
- V (2) contains the second bit of the second number
- V (3) contains the third bit of the first number
- V (4) contains the third bit of the second number
- V (5) contains the fourth bit of the first number
- V (6) contains the fourth bit of the second number

#### Building the 1-digit BCD adder

The 1-digit BCD adder was built at the first structurally using the four-bit ripple adder and using the four bits look ahead adder in second time as follows:

```
237
238
239
240
         library ieee;
         use ieee.std_logic_1164.all;
        entity bcd adder onebit is
               port(a,b:in std_logic_vector(3 downto 0);
               cin:in std_logic;
s:out std_logic_vector(3 downto 0);
242
244
                cout:out std_logic);
245
         end entity bcd_adder_onebit;
         architecture arc of bcd_adder_onebit is -- using ripple adder
signal x,y,z,w,cout_init:std_logic;
signal ans_init,second:std_logic_vector(3 downto 0);
247
248
249
250
251
               gl: entity work.four bit adder(arc) port map (a,b,cin,ans init,cout init);
252
253
254
               g2:entity work.and2(arc) port map (ans_init(2),ans_init(3),x);
g3:entity work.and2(arc) port map (ans_init(3),ans_init(1),y);
g4:entity work.or3(arc) port map (cout_init,x,y,w);
255
256
                second(3)<='0';
                second(2)<=w:
                second(0) \le 0
               g6: entity work.four_bit_adder(arc) port map (ans_init,second,'0',s);
               end architecture arc;
```

Figure 12:1-Digit BCD adder code using ripple adder

```
architecture arc1 of bcd_adder_onebit is -- using look ahead adder
signal x,y,z,w,cout_init:std_logic;
signal ans_init,second:std_logic_vector(3 downto 0);
begin
   g1: entity work.adder_look_ahead_4bit(arc) port map (a,b,cin,ans_init,cout_init);
   g2:entity work.and2(arc) port map (ans_init(2),ans_init(3),x);
   g3:entity work.and2(arc) port map (ans_init(3),ans_init(1),y);
   g4:entity work.or2(arc) port map (cout_init,x,z);
   g5:entity work.or2(arc) port map (y,z,w);
   second(3)<='0';
   second(1)<=w;
   second(0)<='0';
   g6: entity work.adder_look_ahead_4bit(arc) port map (ans_init,second,'0',s);
   cout<=w;
   end architecture arc1;</pre>
```

Figure 13:1-Digit BCD adder code using look ahead adder

As we can see, the one-digit BCD adder is implanted using the 4-Bits ripple adder and the 4 bits look ahead adder.

Regarding to the 4-Bits ripple adder, first of all the first 4 least bits from each number were added together using the pre-implemented ripple adder, then the result was checked if It is more than 9 and if so six is added to it again using the same adder.

The BCD adder using the look ahead adder is implemented in the same way.

The signal used in the architecture were:

- 1- Signal x: to store the result of the first and gate that is used to detect if the number is larger than 9.
- 2- Signal y: to store the result of the second and gate that is used to detect if the number is larger than 9.
- 3- Signal ans\_init: to store the initial answer of the adder before checking if the number is more than 9 and resolving it.
- 4- Signal w: this is used to store ones indicating that the number is more than 9 and then adding 6 to it instead of 0.

#### Building the 2-digits BCD adder

The 2-digit BCD adder was built structurally using the 1-digit BCD adder as follows:

```
library ieee;
use ieee.std_logic_1164.all;
entity two_bit_bcd is
         ort(a,b:in std_logic_vector(7 downto 0);
      cin:std_logic;
ans: out std_logic_vector (8 downto 0));
end entity two_bit_bcd;
\begin{subarray}{ll} signal first\_out, second\_out, first\_least, first\_most, second\_least, second\_most: & std\_logic\_vector(3 & downto 0); \\ \end{subarray}
signal clout,cout:std_logic;
       g:
for i in 0 to 3 generate
             first_least(i)<=a(i);
             second least(i)<=b(i):
             first_{most(i) \le a(i+4)}
             second most(i) \le b(i+4);
      gl:entity work.bcd_adder_onebit(arc1) port map(first_least,second_least,cin,first_out,clout);
g2:entity work.bcd_adder_onebit(arc1) port map(first_most,second_most,clout,second_out,cout);
      g3:
for i in 0 to 3 generate
            ans(i)<=first_out(i);
             ans(i+4)<=second_out(i);</pre>
       end generate g3;
ans(8)<=cout;</pre>
       end architecture arc;
```

Figure 14:2-Digits BCD adder code

First of all, each number was divided into two parts (most significant 4 bits and least significant 4 bits). Then the least bits were added using the 1-digit BCD adder, after that the most significant bits were added with the carry of the least bits.

Finally, the final result was stored into the answer by merging the results of adding the least bits and the most bits using the generate statement for simplicity.

#### Building the registers

The registers were built behaviorally as follows:

```
use leee.std_logic_l164.all;

dentity register_8 bit is
clk:in std_logic;
architecture arc of register_8_bit is
begin
architecture arc of register_8_bit is
begin
if(rising_edge(clk))
then
outputz=simput2;
outputz=s
```

Figure 15:Registers code

Now the registers were built behaviorally using a simple condition that checks if the reset is one then the output is zero and otherwise if it is a rising edge of the clock then the input in transferred to the output.

The first register is an 8-bit input register that takes the 8 bits as two parts to simplify the addition operation later.

The second register is a 9-bit output register that is also built behaviorally, the register is 9 bits not 8 because the result of adding two BCD numbers is up to 9 bits.

#### Building the full system

```
library ieee;
use ieee.std_logic_1164.all;
entity full_system is
    port(a,b:in std logic vector(7 downto 0);
    clk,reset:in std_logic;
    ans: out std_logic_vector(8 downto 0));
end entity full_system;
architecture arc of full_system is
signal a_out,b_out: std_logic_vector(7 downto 0);
signal out_init: std_logic_vector(8 downto 0);
begin
    gl: entity work.register 8 bit(arc) port map (a,b,clk,a out,b out);
    g2: entity work.two_bit_bcd(arc) port map (a_out,b_out, 0',out_init);
    g3: entity work.register_9_bit(arc) port map (out_init,clk,reset,ans);
end architecture arc;
library ieee;
use ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
```

Figure 16:Full system code

As shown in the code, the full system is built structurally using all the pre-implemented components.

There are many signals used in the architecture which are:

- 1- Signal a out: to store the first number after passing through the input register
- 2- Signal b out: to store the second number after passing through the input register.
- 3- Out init: to store the output of the adder before passing the output register.

#### Building the test bench

The following test bench will work as a test bench and a test generator also; by generating all the possible test cases and check if the expected result is as same as the one taken from the adder through the result analyzer.

I think this part is the most complicated part of the project, so I will divide it into parts.

Part1 building the entity which as an empty entity with no inputs or outputs.

Part 2 defining the signals that will be used in testing the system.

```
architecture arc of test_bench is
signal a,b:std_logic_vector(7 downto 0):="000000000";
signal ans,correct_result:std_logic_vector(8 downto 0);
signal clk:std_logic:='0';
signal clk2:std_logic:='1';
signal reset:std_logic:='1';
begin
    clk<= (not clk) after 100 ns;
    clk2<= (not clk2) after 200 ns;
    reset<= '0' after 105 ns;
    process
    variable x1,x2,x3,x4,temp1,temp2,temp3,temp4:std_logic_vector (4 downto 0):="00000";</pre>
```

Figure 17:Test bench code part 1

#### The signals are:

- 1- A and b which represent the inputs for the adders
- 2- Ans to store the output of the adder and correct\_result to store the expected output.
- 3- Clk1: which represents the clock in which all registers will depend on
- 4- Clk2: this clock is a little bit complicated so I will explain it in details:

Since every one operation of the adder needs two clock cycles (one for passing the Inputs and one for passing the output while calculating the result between them) we need another clock that will be used for the result analyzer to check the result and for the test bench to generate the next test case as follows:

Suppose the first clock has a time of 100 ns ( worst case) then the first input will be in at 100 ns and the output will be out at 300 ns, now I decided to make benefit from the falling edge of the first clock at 400 ns and use this time to check if the result is correct or not since the next test case won't be available until 500 ns, like this I have initialized the second clock with 1 and negate it every 200 ns, as a result at every positive edge of this clock I will check if the result is correct or not.

#### Notes:

- 1- I decided to initialize the second clock with 1 to make benefit of the rising edge but we can also initialize it with 0 and check the result every falling edge.
- 2- we can use only one clock with two wait statements before generating the next test case, but I preferred this way because it is more obvious.
- 5- Reset: that will be used to reset the register.
- 6- The next variables will be discussed when explaining the operation of calculating the expected result.

```
begin

for i in 0 to 0 loop -- most significant bits of the first number

for j in 0 to 0 loop -- least significant bits of the first number

for K in 0 to 0 loop -- least significant bits of the first number

for K in 0 to 0 loop -- least significant bits of the first number

for K in 0 to 0 loop -- least significant bits of the first number

at/ doubte 0 look COWN SID_LOGIC_VECTOR(1,4);

at/ doubte 0 look COWN SID_LOGIC_VECTOR(1,4);

bit of doubte 0 look COWN SID_LOGIC_VECTOR(1,4);

numl_least(1) doubte 0 ] := COWN SID_LOGIC_VECTOR(1,4);

numl_least(1,4) = 0;

numl_least(1,4
```

Figure 18:Test bench code part 2

#### Generating the test cases and finding the expected results

First of all four nested loops are implemented which indicate the following:

The variable i indicates the most significant 4 bits of the first number

The variable j indicates the least significant 4 bits of the first number

The variable k indicates the most significant 4 bits of the second number

The variable w indicates the least significant 4 bits of the second number

So, in the beginning of the loop, we move the bits of each number of the inputs a and b to them using the conversion function. Also, the two numbers are moved to two temp variables num1\_most, num1\_least, num2\_most and num2\_least that will be used to calculate the expected result. We can see that the variables are 5 bits not four because the result can be up to 5 bits and the VHDL gives a warning if the answer vector does not have the same number of bits as the two added vectors.

#### For finding the expected result, I will explain the process in a few points:

- 1- Now the two input numbers are in the signals that will be used as an input for the system and also in the variables num1\_most, num1\_least, num2\_most and num2\_least.
- 2- We will start calculating the expected result by adding the least 4 bit of each number which are stored in num1\_least and nim2\_least and store the result in another variable ans least.
- 3- After that we will check if the variable ans\_least is more than 9 and if so, we will add 6 to it again and store the result in a variable called ans\_least\_correct, also we will add 1 when adding the most significant bits (because we are sure that there will be a carry) and check if the result is more than 9 in the same way and store the final result of the most significant bits in ans most correct.
- 4- Otherwise, if the result of adding the least significant bits is less than or equal to 9, we will add the most ones without adding an extra carry and check in the same way if the result is acceptable or not and store the final result in ans\_most\_correct.

5- Then we transfer the expected result to the correct \_answer vector to compare it with the adder result.

Finally, we will call the adder entity and the result analyzer entity to check if the result is correct or not.

#### Very important note:

To change between the ripple adder and the look ahead adder, just change the name of the full system architecture to ripple or look ahead.

#### Budling the result analyzer

```
JASE Library Jees;

Juse Jees and Logic_l164.all;

Library STD:

Juse Jees and Logic_l164.all;

Library STD:

Juse STD.textio.all;

Juse STD.textio.all;
```

Figure 19:Result analyzer code

The design is very simple, it takes the expected and the actual results and the clock, and if it is a rising edge of the clock it compares the two result and assert that they are the same with a warning severity if not. Also, the comparison is done using the simple if statement to write the output into an output file, using the file and line variables and the now variable to indicate at which time we are now.

#### Calculating the required clock period and maximum latency for each adder

The 2-digit BCD adder using the ripple 4-Bits adder

After testing the circuit under some various options for the clock I have found that the minimum clock needed to let the adder finish its work for all test cases is about 92 ns (frequency of about 10.86 MH), so we can realize that the maximum latency of the BCD adder using the ripple 4-Bits adder is about 92 ns or a little bit less.

The 2-digit BCD adder using the look ahead 4-Bits adder

After testing the circuit under some various options for the clock I have found that the minimum clock needed to let the adder finish its work for all test cases is about 85 ns (frequency of about 11.76 MH), so we can realize that the maximum latency of the BCD adder using the look ahead 4-Bits adder is about 85 ns or a little bit less.

#### Simulation results and discussion

#### Simulation using the ripple adder

Simulation using a clock with time period = 92 ns




Figure 20:Ripple adder simulation result 1

As we can see from the simulation result there is no warnings indicating that the result is incorrect.

Simulation using a clock with a time period = 90 ns




Figure 21:Ripple adder simulation result 2

As we can see here the result analyzer indicated that the result of the adder is not equal to the expected one, that's because the clock is less than the maximum latency of the adder.

#### Simulation using the look ahead adder

Simulation using a clock with time period = 85 ns




Figure 22:look ahead adder simulation result 1

As we can see from the simulation result there is no warnings indicating that the result is incorrect.

Simulation using a clock with a time period = 80 ns




Figure 23:look ahead adder simulation result 2

As we can see here the result analyzer indicated that the result of the adder is not equal to the expected one, that's because the clock is less than the maximum latency of the adder.

#### Simulation with a fault in the circuit

In this part I am going to run the simulation again but with changing a random gate to a different one in order to get wrong results.

For example, I will change the XOR gate in the full adder to and gate as follows

```
library ieee;
use ieee.std_logic_1164.all;
entity full_adder is
    port(a,b,cin:in std_logic;
    sum,cout: out std_logic);
end entity full_adder;

architecture arc of full_adder is
signal temp1,temp2,temp3:std_logic;
begin
    gl: entity work.xor2(arc) port map(a,b,temp1);
    g2: entity work.and2(arc) port map(cin,temp1,temp3);
    g4: entity work.and2(arc) port map(cin,temp1,temp3);
    g4: entity work.and2(arc) port map(temp1,cin,sum);
    g5: entity work.or2(arc) port map(temp2,temp3,cout);
end architecture arc;
```

Figure 24:Full adder code with a fault

As we can see from the above code, the highlighted gate should be a XOR gate but to make the circuit faulty I will make it and gate. Also, the clock is set to be more than the worst case; to make sure that the warning is due to the wrong design in the circuit and no due to the clock.

Since in the previous simulations I took the results from the default console, here I will take them from the output file.

Figure 25:Faulty circuit simulation result

As shown in the file a lot of outputs were wrong due to the new added fault.

#### Very important note about the simulation:

We can see that at some moments the output of the adder is not as same as the expected one and there is no warning. That's not a problem because this wrong result is because the adder result is not ready yet, for that reason the clock is chosen in a way to make sure that the result analyzer won't check unless the adder has completed the process (for the worst case).

#### Conclusion

After ending the project, I can say that it was a very interesting one that took me from the theoretical part of the course to an application close enough to what is done in the real life.

Also, I should emphasize on some points:

- 1- When designing a circuit, we must simulate it using a hardware description language like VHDL to reduce the size of losses.
- 2- When designing circuits virtually we should pay attention to code styling, like for example every component should be in a separate entity to reduce the time needed in debugging and finding the problem if an error occurs.
- 3- As we can see from the previous test bench, we have tested all the possible test cases for the inputs; because the number of possibilities for them is not very large, but in other applications this can't be done due to the very huge space on possibilities for the inputs, so we need to find smarter design verification techniques.
- 4- Finally, I have to draw your attention to the vital role of the result analyzer clock time period that should be chosen precisely because the full system may work fine but the time in which the result analyzer checks the result is not enough for the system to complete its work.

Referen	ces
	os://www.geeksforgeeks.org/carry-look-ahead-adder/
Page   18	

# Appendix Full code

-- All the signals and variables were explained in details in the report

```
--Basic Gates
-----
library ieee;
use ieee.std_logic_1164.all;
entity and 2 is
       port( a,b:in std_logic;
       c: out std_logic);
end entity and2;
                                                                           -- 2 inputs and
gate
architecture arc of and2 is
begin
       c<= (a) and (b) after 8 ns;</pre>
end architecture arc;
library ieee;
use ieee.std_logic_1164.all;
entity or 2 is
       port( a,b:in std_logic;
       c: out std_logic);
end entity or2;
                                                                           -- 2 inputs or
gate
```

```
architecture arc of or2 is
begin
       c<= (a) or (b) after 8 ns;
end architecture arc;
library ieee;
use ieee.std_logic_1164.all;
entity xor2 is
       port( a,b:in std_logic;
       c: out std_logic);
                                                                      -- 2 inputs xor gate
end entity xor2;
architecture arc of xor2 is
begin
       c<= (a) xor (b) after 12 ns;
end architecture arc;
library ieee;
use ieee.std logic 1164.all;
entity and 3 is
       port(a,b,c:in std_logic;
       f: out std_logic);
                                                               -- 3 inputs and gate
end entity and3;
architecture arc of and3 is
begin
       f<= (a) and (b) and (c) after 8 ns;
```

```
end architecture arc;
library ieee;
use ieee.std_logic_1164.all;
entity and4 is
       port(a,b,c,d:in std_logic;
       f: out std_logic);
                                                                             -- 4 inputs and
gate
end entity and4;
architecture arc of and4 is
begin
       f<= (a) and (b) and (c) and (d) after 8ns;
       end architecture arc;
library ieee;
use ieee.std_logic_1164.all;
entity or3 is
       port(a,b,c:in std_logic;
       f: out std_logic);
end entity or3;
                                                                                     -- 3 inputs
or gate
architecture arc of or3 is
Page | 21
```

```
signal x:std_logic;
begin
       f<= (a) or (b) or (c) after 8ns;
       end architecture arc;
library ieee;
use ieee.std_logic_1164.all;
entity or4 is
       port(a,b,c,d:in std_logic;
                                                                                              -- 4
inputs or gate
       f: out std_logic);
end entity or4;
architecture arc of or4 is
begin
       f<= (a) or (b) or (c) or (d) after 8ns;
       end architecture arc;
          --Adders
-- full adder structurly using gates
library ieee;
use ieee.std_logic_1164.all;
Page | 22
```

```
entity full adder is
       port(a,b,cin:in std logic;
       sum,cout: out std logic);
end entity full_adder;
architecture arc of full adder is
signal temp1,temp2,temp3:std logic;
begin
       g1: entity work.xor2(arc) port map(a,b,temp1); -- calling the xor gate to find the sum
of the first two bits
       g2: entity work.and2(arc) port map(a,b,temp2); -- calling the first and gate to find
the first input for the or gate to get the carry
       g3: entity work.and2(arc) port map(cin,temp1,temp3); -- calling the second and gate
to find the second input for the or gate to get the carry
       g4: entity work.xor2(arc) port map(temp1,cin,sum); -- calling the xor gate to find the
sum of the three bits
       g5: entity work.or2(arc) port map(temp2,temp3,cout); -- calling the or gate to find
the final carry
       end architecture arc;
-- 4-bit full adder structurly using 1-bit full adder
library ieee;
use ieee.std logic 1164.all;
entity four_bit_adder is
       port(a,b:in std_logic_vector(3 downto 0);
```

```
cin:in std_logic;
           s: out std logic vector (3 downto 0);
         cout: out std_logic);
end entity four_bit_adder;
architecture arc of four_bit_adder is
signal c:std_logic_vector(4 downto 0);
begin
       c(0)<=cin; -- moving the first carry to the carry vector
       g:
       for i in 0 to 3 generate -- generate statement to reduce the size of the code
               g1:entity work.full_adder(arc) port map(a(i),b(i),c(i),s(i),c(i+1)); -- calling the
full adder entity for all the bits with the previous carry
       end generate g;
       cout <= c(4);
                       -- copying the last carry to the final carry of the system
end architecture arc;
-- carry generator for the four bit look ahead adder
library ieee;
use ieee.std_logic_1164.all;
entity carry_generator is
       port(v:in std logic vector(6 downto 0);
       c2,c3,c4:out std logic);
end entity carry_generator;
```

```
architecture arc of carry_generator is
                                                  -- every pi stands for the sum from the
signal p1,p2,p3,g1,g2,g3,a,b,c,d,e,f:std logic;
ith half adder and gi stands for the carry from the ith half adder
begin
       x1:entity work.and2(arc) port map(v(1),v(2),g1);
       x2:entity work.xor2(arc) port map(v(1),v(2),p1);
       x3:entity work.and2(arc) port map(v(3),v(4),g2);
       x4:entity work.xor2(arc) port map(v(3),v(4),p2);
       x5:entity work.and2(arc) port map(v(5),v(6),g3);
       x6:entity work.xor2(arc) port map(v(5),v(6),p3);
       x7:entity work.and2(arc) port map(v(0),p1,a);
       x8:entity work.or2(arc) port map(a,g1,c2);
                                                                                  -- this part
works as same as discussed in the introduction part
       x9:entity work.and2(arc) port map(g1,p2,b);
       x10:entity work.and3(arc) port map(p2,p1,v(0),c);
       x11:entity work.or3(arc) port map(b,c,g2,c3);
       x12:entity work.and2(arc) port map(g2,p3,d);
       x13:entity work.and3(arc) port map(g1,p2,p3,e);
       x14:entity work.and4(arc) port map(v(0),p1,p2,p3,f);
  x15:entity work.or4(arc) port map(g3,f,e,d,c4);
end architecture arc;
-- 4-bit look ahead adder structurly using carry generator
library ieee;
use ieee.std logic 1164.all;
Page | 25
```

```
entity adder look ahead 4bit is
       port(a,b:in std logic vector(3 downto 0);
       cin:in std logic;
       s: out std_logic_vector(3 downto 0);
       cout: out std_logic);
end entity adder_look_ahead_4bit;
architecture arc of adder_look_ahead_4bit is
signal v:std_logic_vector(6 downto 0);
signal c1,c2,c3,c4:std_logic;
begin
       x1: entity work.full_adder(arc) port map(a(0),b(0),cin,s(0),c1); -- calling the first
adder to get the first carry
       v(0) <= c1;
       v(1) <= a(1);
       v(2) <= b(1);
       v(3) <= a(2);
                                       -- initializing the vector that will be sent to the carry
genrator
       v(4) <= b(2);
       v(5) <= a(3);
       v(6) <= b(3);
x2:entity work.carry generator(arc) port map(v,c2,c3,c4); -- calling the carry generator to
get all the needed carries
x3: entity work.full_adder(arc) port map(a(1),b(1),c1,s(1)); -- calling the second full adder
x4: entity work.full_adder(arc) port map(a(2),b(2),c2,s(2)); -- calling the third full adder
x5: entity work.full adder(arc) port map(a(3),b(3),c3,s(3)); -- calling the fourth full adder
               -- moving the last carry to the output carry of the system
cout<=c4;
end architecture arc;
```

```
library ieee;
use ieee.std_logic_1164.all;
entity bcd adder onebit is
       port(a,b:in std_logic_vector(3 downto 0);
       cin:in std_logic;
       s:out std logic vector(3 downto 0);
       cout:out std_logic);
end entity bcd_adder_onebit;
architecture ripple of bcd adder onebit is -- using ripple adder
signal x,y,w,cout init:std logic; -- x and y are temp signals to store the output of the first
and second and gates that checks if the number is more than 9
signal ans init, second: std logic vector(3 downto 0); -- vector to store the inital result
before correcting it if necessary
begin
       g1: entity work.four_bit_adder(arc) port map (a,b,cin,ans_init,cout_init); -- calling
the four bit ripple adder by sending the 4 bits of each bcd digit
       g2:entity work.and2(arc) port map (ans init(2),ans init(3),x);
                                                                           -- checking if the
output if more than 9
       g3:entity work.and2(arc) port map (ans init(3),ans init(1),y);
                                                                           -- checking if the
output is more than 9
       g4:entity work.or3(arc) port map (cout_init,x,y,w);
                                                                   -- determining if the
output is more than 9 and storing 1 in w if so
       second(3)<='0';
       second(2)<=w; -- inistializing the vector that will be added to the output to
recorrect it
Page | 27
```

-- 1 bit bcd adder using ripple and look ahead adders

```
second(1)<=w;
       second(0)<='0';
       g6: entity work.four bit adder(arc) port map (ans init,second,'0',s);
correcting the output by adding 6 to if if it is more than 9 and 0 otherwise
                             -- moving one tto the output carry if the number was
              cout<=w;
corrected by adding 6 to it
       end architecture ripple;
architecture look_ahead of bcd_adder_onebit is -- using look ahead adder
signal x,y,z,w,cout_init:std_logic;
signal ans_init,second:std_logic_vector(3 downto 0);
begin
       g1: entity work.adder_look_ahead_4bit(arc) port map (a,b,cin,ans_init,cout_init);
       g2:entity work.and2(arc) port map (ans_init(2),ans_init(3),x);
       g3:entity work.and2(arc) port map (ans_init(3),ans_init(1),y);
       g4:entity work.or2(arc) port map (cout_init,x,z);
       g5:entity work.or2(arc) port map (y,z,w);
this is as same as the previous one but with changing the type of the 4-bits full adder
       second(3)<='0';
       second(2)<=w;
       second(1)<=w;
       second(0)<='0';
       g6: entity work.adder look ahead 4bit(arc) port map (ans init, second, '0', s);
              cout<=w;
       end architecture look ahead;
-- 2 bits bcd adder using 1-bit bcd adder and ripple adder
library ieee;
use ieee.std_logic_1164.all;
```

```
entity two bit bcd is
       port(a,b:in std logic vector(7 downto 0);
       cin:std logic;
       ans: out std_logic_vector (8 downto 0));
end entity two_bit_bcd;
architecture ripple of two bit bcd is
signal first_out,second_out,first_least,first_most,second_least,second_most:
std_logic_vector(3 downto 0);-- vectors to store the most and least significant parts of each
bcd number and for the outputs of each adder
signal c1out,cout:std_logic;
begin
       g:
       for i in 0 to 3 generate
              first_least(i)<=a(i);
              second_least(i)<=b(i); -- moving the least and most bits of each number to
their vectors
              first most(i)<=a(i+4);
              second most(i)<=b(i+4);
       end generate g;
       g1:entity work.bcd_adder_onebit(ripple) port
map(first least, second least, cin, first out, c1out); -- calling the first 1-digit bcd adder for
the least bytes
       g2:entity work.bcd adder onebit(ripple) port
map(first_most,second most,c1out,second out,cout); -- calling the second 1-digit bcd
adder for the least bytes
       g3:
       for i in 0 to 3 generate
```

```
ans(i)<=first_out(i);</pre> -- moving the final result to the final answer
vector
              ans(i+4)<=second_out(i);
       end generate g3;
       ans(8)<=cout;
                        -- adding the last carry for the final answer
       end architecture ripple;
-- 2 bits bcd adder using 1-bit bcd adder and look ahead adder
library ieee;
use ieee.std_logic_1164.all;
entity two_bit_bcd is
       port(a,b:in std_logic_vector(7 downto 0);
       cin:std_logic;
       ans: out std_logic_vector (8 downto 0));
end entity two_bit_bcd;
architecture look_ahead of two_bit_bcd is
signal first_out,second_out,first_least,first_most,second_least,second_most:
std_logic_vector(3 downto 0);
signal c1out,cout:std_logic;
begin
       g:
       for i in 0 to 3 generate
```

```
first_least(i)<=a(i);
               second_least(i)<=b(i);</pre>
               first_most(i)<=a(i+4);
                                             -- this is as same as the previous one but with
changing the type of the 4-bits full adder
               second_most(i)<=b(i+4);</pre>
       end generate g;
       g1:entity work.bcd_adder_onebit(look_ahead) port
map(first_least,second_least,cin,first_out,c1out);
       g2:entity work.bcd_adder_onebit(look_ahead) port
map(first_most,second_most,c1out,second_out,cout);
       g3:
       for i in 0 to 3 generate
               ans(i)<=first_out(i);
               ans(i+4)<=second_out(i);
       end generate g3;
       ans(8)<=cout;
       end architecture look_ahead;
                              --Registers
-- 8 bit register (for the input)
library ieee;
use ieee.std_logic_1164.all;
entity register_8_bit is
Page | 31
```

```
port(input1,input2:in std_logic_vector(7 downto 0);
       clk:in std logic;
       output1,output2:out std logic vector(7 downto 0));
end entity register_8_bit;
architecture arc of register_8_bit is
begin
       process(clk)
       begin
       if(rising_edge(clk))
               then
               output1<=input1;
               output2<=input2; -- just moving the input to the output on the rising edge of
the clock
       end if;
       end process;
end architecture arc;
-- 9 bit register (for the output)
library ieee;
use ieee.std_logic_1164.all;
entity register_9_bit is
       port(input:in std_logic_vector(8 downto 0);
       clk,reset:in std_logic;
       output:out std_logic_vector(8 downto 0));
end entity register_9_bit;
architecture arc of register_9_bit is
Page | 32
```

```
begin
       process(clk,reset)
       begin
              if(reset = '1') -- checking if the reset is 1 to clear the register output
                      then
                      output<= (others => '0');
       elsif(rising_edge(clk))
                                             -- just moving the input to the output on the
              then
rising edge of the clock
              output<=input;
       end if;
       end process;
end architecture arc;
                                     --Result Analyzer
library ieee;
use ieee.std_logic_1164.all;
library STD;
use STD.textio.all;
entity result_analyzer is
       port(correct_answer,system_result:in std_logic_vector(8 downto 0);
       clk:in std_logic
       );
end entity result_analyzer;
ARCHITECTURE arc of result_analyzer IS
Page | 33
```

```
BEGIN
  PROCESS(clk)
       file Fout: TEXT open WRITE MODE is "out.txt"; -- initializing the output file pointer
       variable current line : line;
                                                           -- initializng the line that will be
used to write into the file
       variable v_TIME : time := 0 ns;
                                                                  -- initializing a time
variable to get the current time
  BEGIN
   IF rising_edge(clk) THEN
       if(correct_answer /= system_result) -- chceking the result is incorrect
              then
              v_TIME:=now;
                                             -- making the time variable equals the current
simulation time
              write(current line, string'("Incorrect result at time ")); -- writing the warning
to the line
              write(current_line,v_TIME);
              writeline (Fout,current_line); -- writing the line on the file
       end if;
    ASSERT correct answer = system result
    REPORT "Adder output is incorrect" -- asserting again if the result is correct with a
warning serverity
    SEVERITY WARNING;
   END IF;
  END PROCESS;
 END ARCHITECTURE arc;
--Full system
library ieee;
use ieee.std logic 1164.all;
Page | 34
```

```
entity full_system is
       port(a,b:in std logic vector(7 downto 0);
       clk,reset:in std logic;
       ans: out std logic vector(8 downto 0));
end entity full_system;
architecture ripple of full_system is
signal a out,b out: std logic vector(7 downto 0);
        -- full system using ripple adder and all previous components structurly
signal out_init: std_logic_vector(8 downto 0);
begin
       g1:
              entity work.register 8 bit(arc) port map (a,b,clk,a out,b out); -- calling
the input register
       g2: entity work.two_bit_bcd(ripple) port map (a_out,b_out,'0',out_init); -- calling the
2 digits bcd adder
              entity work.register 9 bit(arc) port map (out init,clk,reset,ans);-- calling the
       g3:
output register
end architecture ripple;
architecture look ahead of full system is
signal a out,b out: std logic vector(7 downto 0);
        -- full system using look ahead adder and all previous components structurly
signal out init: std logic vector(8 downto 0);
begin
       g1:
              entity work.register_8_bit(arc) port map (a,b,clk,a_out,b_out);
       g2: entity work.two_bit_bcd(look_ahead) port map (a_out,b_out,'0',out_init);
       g3:
              entity work.register_9_bit(arc) port map (out_init,clk,reset,ans);
end architecture look ahead;
```

```
--Test Bench
```

```
library ieee;
use ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity test_bench is
end entity test_bench;
architecture arc of test bench is
signal a,b:std_logic_vector(7 downto 0):="00000000";
signal ans,correct_result:std_logic_vector(8 downto 0);
signal clk:std logic:='0';
signal clk2:std logic:='1';
signal reset:std logic:='1';
begin
       clk<= (not clk) after 92 ns;
                                   -- here we set the clock time to the worst case
as shown in the report
       clk2<= (not clk2) after 184 ns;
                                                     -- here we set the clock time to double
the worst case also as shown in the report //this clock is explained in deatails in the report
       reset<= '0' after 105 ns;
       process
       variable
num1_least,num2_least,num1_most,num2_most,ans_least,ans_least_correct,ans_most,ans
most correct:std logic vector (4 downto 0):="00000"; -- variables will be shown during
disucssing the code
       begin
              for i in 0 to 9 loop -- most signifacant bits of the first number
                      for j in 0 to 9 loop -- least signifacant bits of the first number
```

```
for k in 0 to 9 loop -- most signifacant bits of the second
number
                                   for w in 0 to 9 loop -- least signifacant bits of the
second number
                                          a(7 downto 4)<=
CONV_STD_LOGIC_VECTOR(i,4);
                                          a(3 downto 0)<=
CONV STD LOGIC VECTOR(j,4);
                                    -- moving each number to the input vectors from its
most and least significant parts
                                          b(7 downto 4)<=
CONV STD LOGIC VECTOR(k,4);
                                          b(3 downto 0)<=
CONV_STD_LOGIC_VECTOR(w,4);
                                          num1_least(4):='0';
                                          num1_least(3 downto 0) :=
CONV_STD_LOGIC_VECTOR(j,4);
                                          num1_most(4):='0';
                                          num1 most(3 downto 0) :=
CONV_STD_LOGIC_VECTOR(i,4);
                                          num2_least(4):='0';
                                   --also moving each number to the variables used to
find the correct tesult from its most and least significant parts
                                          num2 least(3 downto 0) :=
CONV STD LOGIC VECTOR(w,4);
                                          num2 most(4):='0';
                                          num2_most(3 downto 0) :=
CONV_STD_LOGIC_VECTOR(k,4);
                                   ans_least:= num1_least +num2_least;
             -- adding the least sginifacant part of each number
                                          if ans least > 9 then -- checkin if the result is
more than 9
                                                 ans_least_correct := "00110" +
ans least;
              -- adding 6 to it if so
```

```
ans most := "00001"
+num1_most+num2_most; -- adding the most significant one with one from the previous
least part
                                                   ans_most_correct:=ans_most;
                                                   if(ans most > 9) then
       ans_most_correct:="00110"+ans_most;
                                                  -- also adding 6 to the rsult if its more
than 9
                                                   end if;
                                                   correct_result (3 downto 0)
<=ans_least_correct(3 downto 0); -- moving the correct result to the correct_result vector</pre>
                                                   correct result (8 downto 4)
<=ans_most_correct(4 downto 0);
                                            else
                                                   ans_most := num1_most+num2_most;
                                                   ans most correct:=ans most;
        -- other wise adding the most significant parts without a previous carry
                                                   if(ans_most > 9) then
       ans_most_correct:="00110"+ans_most; -- adding 6 to the rsult if its more than 9
                                                   end if;
                                                   correct_result (3 downto
0)<=ans least(3 downto 0);
                                                   correct result (8 downto
4)<=ans_most_correct(4 downto 0); -- moving the correct result to the correct_result vector
                                            end if;
                                    wait until rising edge(clk2); -- wait until the rusing
edge of the second clock to make sure that the adder completes its work and the correct
result is a the output of the register
                                                                          -- this part is
                                    end loop;
explained in details in the report
                             end loop;
                      end loop;
              end loop;
```

wait;

end process;

g1:entity work.full\_system (ripple) port map (a,b,clk,reset,ans);--calling the full system to fin the sum ( you can use the look ahead adder by changing the ARchitecture to look\_ahead and clock 1 to 85ns and clock 2 to 170ns )

g2:entity work.result\_analyzer (arc) port map (correct\_result,ans,clk2); -- calling the result analyzer to check the result

END ARchitecture arc;