

ENCS333 Project , 2nd Semester 2021

Project:

Teams of 3 students design and implementation while optimizing for speed, area, and/or power. Group collaboration and engineering design for one of the idea only below:

1. Project 1: Low power cam design using 9T SRAM cell

2. Project 2: Design of a 2-bit binary parallel ripple carry adder using CMOS NAND gates with Microwind (process need to be less than 25nm) and EDA tool for verification.

GRADES: Grading is based upon the following factors

- In-class presentations on Jun1 and Jun 3rd , sign up on the sheet and fill all needed field, power , area speed in this link
https://docs.google.com/spreadsheets/d/1V0C8rJUBFIPIVkp5msyiHoZ-FEp8wtdoiZPwF_CqFNI/edit?usp=sharing
- **Report need to be submitted on or before May 31st**
- Status reports and final project report in **the paper format using Turnitin , less than 20% similarity, more than that will no be accepted**
- Technical competency in pursuing project goals
- Proficiency in collaboration, as measured by overall project integration and success

Grading:

- **Final Report -IEEE format** cover all needed data as specified below , similar to the paper loaded to you
- Introduction/comparison _____ / 10
- Specifications and results
 - Area _____ / 10
 - Delay _____ / 10
 - Size _____ / 10
- Schematic Quality/size _____ / 10
- Layout Quality/optimized _____ / 10
- Implementation
 - RC Models _____ / 10
 - Test Cases _____ / 10
 - **Spice Simulation** _____ / 10
 - Result/conclusion _____ / 10

- **Total** _____ / **100**
- Innovation in the design +20
- **Presentations : Print summary of your report , it should include all sections as mentioned above**
 - Design
 - Power
 - Area
 - Speed
 - Optimization
- **Note: we need Spice simulation for schematic**