.text <addr></addr>	Subsequent items are put in the user text segment. In SPIM, these items may only be instructions or words (see the .word directive below). If the optional argument <i>addr</i> is present, subsequent items are stored starting at address <i>addr</i> .
.word w1,, wn	Store the <i>n</i> 32-bit quantities in successive memory words

SPIM does not distinguish various parts of the data segment (.data, .rdata, and .sdata).


# **Encoding MIPS Instructions**

Figure A.10.2 explains how a MIPS instruction is encoded in a binary number. Each column contains instruction encodings for a field (a contiguous group of bits) from an instruction. The numbers at the left margin are values for a field. For example, the j opcode has a value of 2 in the opcode field. The text at the top of a column names a field and specifies which bits it occupies in an instruction. For example, the op field is contained in bits 26–31 of an instruction. This field encodes most instructions. However, some groups of instructions use additional fields to distinguish related instructions. For example, the different floating-point instructions are specified by bits 0–5. The arrows from the first column show which opcodes use these additional fields.


#### **Instruction Format**

The rest of this appendix describes both the instructions implemented by actual MIPS hardware and the pseudoinstructions provided by the MIPS assembler. The two types of instructions are easily distinguished. Actual instructions depict the fields in their binary representation. For example, in

# Addition (with overflow)



the add instruction consists of six fields. Each field's size in bits is the small number below the field. This instruction begins with six bits of 0s. Register specifiers begin with an r, so the next field is a 5-bit register specifier called rs. This is the same register that is the second argument in the symbolic assembly at the left of this line. Another common field is  $i \, mm_{16}$ , which is a 16-bit immediate number.



**FIGURE A.10.2 MIPS opcode map.** The values of each field are shown to its left. The first column shows the values in base 10, and the second shows base 16 for the op field (bits 31 to 26) in the third column. This op field completely specifies the MIPS operation except for six op values: 0, 1, 16, 17, 18, and 19. These operations are determined by other fields, identified by pointers. The last field (funct) uses "f" to mean "s" if rs = 16 and rs = 17 and rs = 17

Pseudoinstructions follow roughly the same conventions, but omit instruction encoding information. For example:

# Multiply (without overflow)

```
mul rdest, rsrc1, src2 pseudoinstruction
```

In pseudoinstructions, rdest and rsrc1 are registers and src2 is either a register or an immediate value. In general, the assembler and SPIM translate a more general form of an instruction (e.g., add v1, a0, v55) to a specialized form (e.g., addi v1, a0, v55).

# **Arithmetic and Logical Instructions**

#### **Absolute value**

```
abs rdest, rsrc pseudoinstruction
```

Put the absolute value of register rsrc in register rdest.

### Addition (with overflow)

# Addition (without overflow)


Put the sum of registers rs and rt into register rd.

# Addition immediate (with overflow)

# Addition immediate (without overflow)


Put the sum of register rs and the sign-extended immediate into register rt.

#### AND




Put the logical AND of registers rs and rt into register rd.

#### **AND** immediate




Put the logical AND of register rs and the zero-extended immediate into register rt.

#### **Count leading ones**




# **Count leading zeros**




Count the number of leading ones (zeros) in the word in register rs and put the result into register rd. If a word is all ones (zeros), the result is 32.

# Divide (with overflow)



# Divide (without overflow)



Divide register rs by register rt. Leave the quotient in register 10 and the remainder in register hi. Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.

# Divide (with overflow)

#### **Divide (without overflow)**

Put the quotient of register rsrc1 and src2 into register rdest.

### Multiply

# **Unsigned multiply**

multu rs, rt 
$$\begin{bmatrix} 0 & rs & rt & 0 & 0x19 \end{bmatrix}$$

Multiply registers rs and rt. Leave the low-order word of the product in register lo and the high-order word in register hi.

# Multiply (without overflow)


Put the low-order 32 bits of the product of rs and rt into register rd.

# Multiply (with overflow)


# Unsigned multiply (with overflow)

Put the low-order 32 bits of the product of register rsrc1 and src2 into register rdest.

## **Multiply add**



## **Unsigned multiply add**



Multiply registers rs and rt and add the resulting 64-bit product to the 64-bit value in the concatenated registers lo and hi.

### **Multiply subtract**

# **Unsigned multiply subtract**



Multiply registers rs and rt and subtract the resulting 64-bit product from the 64-bit value in the concatenated registers lo and hi.

# Negate value (with overflow)


neg rdest, rsrc pseudoinstruction

## Negate value (without overflow)

negu rdest, rsrc pseudoinstruction

Put the negative of register rsrc into register rdest.

#### NOR




Put the logical NOR of registers rs and rt into register rd.

#### NOT

not rdest, rsrc pseudoinstruction

Put the bitwise logical negation of register rsrc into register rdest.

### OR



Put the logical OR of registers rs and rt into register rd.

### **OR** immediate

Put the logical OR of register rs and the zero-extended immediate into register rt.

#### Remainder

### **Unsigned remainder**


remu rdest, rsrc1, rsrc2 pseudoinstruction

Put the remainder of register rsrc1 divided by register rsrc2 into register rdest. Note that if an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the convention of the machine on which SPIM is run.

# Shift left logical

# Shift left logical variable

## **Shift right arithmetic**




### Shift right arithmetic variable



### **Shift right logical**



# Shift right logical variable



Shift register rt left (right) by the distance indicated by immediate shamt or the register rs and put the result in register rd. Note that argument rs is ignored for sll, sra, and srl.

## Rotate left

rol rdest, rsrc1, rsrc2 pseudoinstruction

# **Rotate right**


ror rdest, rsrc1, rsrc2 pseudoinstruction

Rotate register rsrc1 left (right) by the distance indicated by rsrc2 and put the result in register rdest.

### Subtract (with overflow)



## Subtract (without overflow)



Put the difference of registers rs and rt into register rd.

### **Exclusive OR**

Put the logical XOR of registers rs and rt into register rd.

### XOR immediate

Put the logical XOR of register rs and the zero-extended immediate into register rt.

# **Constant-Manipulating Instructions**

## Load upper immediate

Load the lower halfword of the immediate  $i \, mm$  into the upper halfword of register rt. The lower bits of the register are set to 0.


### **Load immediate**

Move the immediate imm into register rdest.

# **Comparison Instructions**

#### Set less than

## Set less than unsigned



Set register rd to 1 if register rs is less than rt, and to 0 otherwise.

### Set less than immediate

# Set less than unsigned immediate

Set register rt to 1 if register rs is less than the sign-extended immediate, and to 0 otherwise.

#### Set equal

seq rdest, rsrc1, rsrc2 pseudoinstruction

Set register rdest to 1 if register rsrc1 equals rsrc2, and to 0 otherwise.

# Set greater than equal

sge rdest, rsrc1, rsrc2 pseudoinstruction

# Set greater than equal unsigned

sgeu rdest, rsrc1, rsrc2 pseudoinstruction

Set register  $\verb|rdest|$  to 1 if register  $\verb|rsrc1|$  is greater than or equal to  $\verb|rsrc2|$ , and to 0 otherwise.

#### Set greater than

sgt rdest, rsrc1, rsrc2 pseudoinstruction

#### Set greater than unsigned

```
sgtu rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register rdest to 1 if register rsrc1 is greater than rsrc2, and to 0 otherwise.

### Set less than equal

```
sle rdest, rsrc1, rsrc2 pseudoinstruction
```

#### Set less than equal unsigned

```
sleu rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register rdest to 1 if register rsrc1 is less than or equal to rsrc2, and to 0 otherwise.

#### Set not equal

```
sne rdest, rsrc1, rsrc2 pseudoinstruction
```

Set register rdest to 1 if register rsrc1 is not equal to rsrc2, and to 0 otherwise.

### **Branch Instructions**

Branch instructions use a signed 16-bit instruction *offset* field; hence, they can jump  $2^{15} - 1$  *instructions* (not bytes) forward or  $2^{15}$  instructions backward. The *jump* instruction contains a 26-bit address field. In actual MIPS processors, branch instructions are delayed branches, which do not transfer control until the instruction following the branch (its "delay slot") has executed (see Chapter 4). Delayed branches affect the offset calculation, since it must be computed relative to the address of the delay slot instruction (PC + 4), which is when the branch occurs. SPIM does not simulate this delay slot, unless the -bare or -delayed\_branch flags are specified.

In assembly code, offsets are not usually specified as numbers. Instead, an instructions branch to a label, and the assembler computes the distance between the branch and the target instructions.

In MIPS-32, all actual (not pseudo) conditional branch instructions have a "likely" variant (for example, beq's likely variant is beq1), which does *not* execute the instruction in the branch's delay slot if the branch is not taken. Do not use

these instructions; they may be removed in subsequent versions of the architecture. SPIM implements these instructions, but they are not described further.

### **Branch instruction**


b label

pseudoinstruction

Unconditionally branch to the instruction at the label.


# **Branch coprocessor false**

bclf cc label



#### **Branch coprocessor true**

bclt cc label



Conditionally branch the number of instructions specified by the offset if the floating-point coprocessor's condition flag numbered *cc* is false (true). If *cc* is omitted from the instruction, condition code flag 0 is assumed.

#### **Branch on equal**

beq rs, rt, label



Conditionally branch the number of instructions specified by the offset if register rs equals rt.

# Branch on greater than equal zero

bgez rs, label




Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0.

#### Branch on greater than equal zero and link


Conditionally branch the number of instructions specified by the offset if register rs is greater than or equal to 0. Save the address of the next instruction in register 31.

### Branch on greater than zero




Conditionally branch the number of instructions specified by the offset if register rs is greater than 0.

#### Branch on less than equal zero




Conditionally branch the number of instructions specified by the offset if register rs is less than or equal to 0.

# Branch on less than and link




Conditionally branch the number of instructions specified by the offset if register rs is less than 0. Save the address of the next instruction in register 31.

# Branch on less than zero



Conditionally branch the number of instructions specified by the offset if register rs is less than 0.

# **Branch on not equal**



Conditionally branch the number of instructions specified by the offset if register rs is not equal to rt.

### **Branch on equal zero**

beqz rsrc, label pseudoinstruction

Conditionally branch to the instruction at the label if rsrc equals 0.

#### **Branch on greater than equal**

bge rsrc1, rsrc2, label pseudoinstruction

#### Branch on greater than equal unsigned

bgeu rsrc1, rsrc2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is greater than or equal to rsrc2.

### **Branch on greater than**

bgt rsrc1, src2, label pseudoinstruction

# Branch on greater than unsigned

bgtu rsrc1, src2, label pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is greater than src2.

# Branch on less than equal

ble rsrc1, src2, label pseudoinstruction

## Branch on less than equal unsigned

bleu rsrc1, src2, label

pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is less than or equal to src2.

### Branch on less than

blt rsrc1, rsrc2, label

pseudoinstruction

# Branch on less than unsigned

bltu rsrc1, rsrc2, label

pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc1 is less than rsrc2.

#### **Branch on not equal zero**

bnez rsrc, label

pseudoinstruction

Conditionally branch to the instruction at the label if register rsrc is not equal to 0.

# **Jump Instructions**

#### Jump




Unconditionally jump to the instruction at target.

### **Jump and link**




Unconditionally jump to the instruction at target. Save the address of the next instruction in register ra.

## **Jump and link register**



Unconditionally jump to the instruction whose address is in register rs. Save the address of the next instruction in register rd (which defaults to 31).


### Jump register



Unconditionally jump to the instruction whose address is in register rs.


# **Trap Instructions**

# Trap if equal




If register rs is equal to register rt, raise a Trap exception.

## Trap if equal immediate




If register rs is equal to the sign-extended value imm, raise a Trap exception.

## Trap if not equal



If register rs is not equal to register rt, raise a Trap exception.

# Trap if not equal immediate



If register rs is not equal to the sign-extended value imm, raise a Trap exception.

## Trap if greater equal

# Unsigned trap if greater equal

If register rs is greater than or equal to register rt, raise a Trap exception.

# Trap if greater equal immediate

# Unsigned trap if greater equal immediate

If register rs is greater than or equal to the sign-extended value imm, raise a Trap exception.

## Trap if less than

# Unsigned trap if less than

If register rs is less than register rt, raise a Trap exception.

# Trap if less than immediate

### Unsigned trap if less than immediate

If register rs is less than the sign-extended value imm, raise a Trap exception.

# **Load Instructions**


#### **Load address**

la rdest, address pseudoinstruction

Load computed *address*—not the contents of the location—into register rdest.

# **Load byte**


#### Load unsigned byte



Load the byte at *address* into register rt. The byte is sign-extended by 1b, but not by 1bu.

### **Load halfword**

# Load unsigned halfword



Load the 16-bit quantity (halfword) at *address* into register rt. The halfword is sign-extended by 1h, but not by 1hu.

#### Load word

Load the 32-bit quantity (word) at *address* into register rt.

### Load word coprocessor 1

Load the word at address into register ft in the floating-point unit.

### Load word left

# Load word right

Load the left (right) bytes from the word at the possibly unaligned  $\it address$  into register rt.

# Load doubleword

Load the 64-bit quantity at address into registers rdest and rdest + 1.

# **Unaligned load halfword**

#### **Unaligned load halfword unsigned**

ulhu rdest, address

pseudoinstruction

Load the 16-bit quantity (halfword) at the possibly unaligned *address* into register rdest. The halfword is sign-extended by ulh, but not ulhu.


#### **Unaligned load word**

ulw rdest, address

pseudoinstruction

Load the 32-bit quantity (word) at the possibly unaligned *address* into register rdest.

#### Load linked



Load the 32-bit quantity (word) at *address* into register rt and start an atomic read-modify-write operation. This operation is completed by a store conditional (sc) instruction, which will fail if another processor writes into the block containing the loaded word. Since SPIM does not simulate multiple processors, the store conditional operation always succeeds.


#### **Store Instructions**

### Store byte




Store the low byte from register rt at address.

# Store halfword



Store the low halfword from register rt at address.

### Store word



Store the word from register rt at address.

### Store word coprocessor 1

Store the floating-point value in register ft of floating-point coprocessor at *address*.

#### Store double coprocessor 1

Store the doubleword floating-point value in registers ft and ft + 1 of floating-point coprocessor at *address*. Register ft must be even numbered.

### Store word left

### Store word right

Store the left (right) bytes from register nt at the possibly unaligned address.

### Store doubleword

Store the 64-bit quantity in registers rsrc and rsrc + 1 at address.

#### **Unaligned store halfword**

ush rsrc, address

pseudoinstruction

Store the low halfword from register rsrc at the possibly unaligned *address*.


### **Unaligned store word**

usw rsrc, address

pseudoinstruction

Store the word from register rsrc at the possibly unaligned *address*.

### Store conditional



Store the 32-bit quantity (word) in register rt into memory at *address* and complete an atomic read-modify-write operation. If this atomic operation is successful, the memory word is modified and register rt is set to 1. If the atomic operation fails because another processor wrote to a location in the block containing the addressed word, this instruction does not modify memory and writes 0 into register rt. Since SPIM does not simulate multiple processors, the instruction always succeeds.

# **Data Movement Instructions**

### Move


move rdest, rsrc

pseudoinstruction


Move register rsrc to rdest.

### Move from hi

mfhi rd




#### Move from lo




The multiply and divide unit produces its result in two additional registers, hi and io. These instructions move values to and from these registers. The multiply, divide, and remainder pseudoinstructions that make this unit appear to operate on the general registers move the result after the computation finishes.

Move the hi (10) register to register rd.

#### Move to hi




#### Move to lo




Move register rs to the hi (10) register.

# Move from coprocessor 0



### **Move from coprocessor 1**



Coprocessors have their own register sets. These instructions move values between these registers and the CPU's registers.

Move register rd in a coprocessor (register fs in the FPU) to CPU register rt. The floating-point unit is coprocessor 1.

#### Move double from coprocessor 1

pseudoinstruction


Move floating-point registers frsrc1 and frsrc1 + 1 to CPU registers rdest and rdest + 1.

### Move to coprocessor 0

#### Move to coprocessor 1


Move CPU register rt to register rd in a coprocessor (register fs in the FPU).

### Move conditional not zero




Move register rs to register rd if register rt is not 0.

## Move conditional zero




Move register rs to register rd if register rt is 0.

### Move conditional on FP false



Move CPU register rs to register rd if FPU condition code flag number *cc* is 0. If *cc* is omitted from the instruction, condition code flag 0 is assumed.

#### Move conditional on FP true



Move CPU register rs to register rd if FPU condition code flag number cc is 1. If cc is omitted from the instruction, condition code bit 0 is assumed.

# **Floating-Point Instructions**

The MIPS has a floating-point coprocessor (numbered 1) that operates on single precision (32-bit) and double precision (64-bit) floating-point numbers. This coprocessor has its own registers, which are numbered \$f0-\$f31. Because these registers are only 32 bits wide, two of them are required to hold doubles, so only floating-point registers with even numbers can hold double precision values. The floating-point coprocessor also has eight condition code (cc) flags, numbered 0-7, which are set by compare instructions and tested by branch (bclf or bclt) and conditional move instructions.

Values are moved in or out of these registers one word (32 bits) at a time by lwc1, swc1, mtc1, and mfc1 instructions or one double (64 bits) at a time by ldc1 and sdc1, described above, or by the l.s, l.d, s.s, and s.d pseudoinstructions described below.


In the actual instructions below, bits 21-26 are 0 for single precision and 1 for double precision. In the pseudoinstructions below, fdest is a floating-point register (e.g., fdest).

## Floating-point absolute value double

### Floating-point absolute value single

Compute the absolute value of the floating-point double (single) in register fs and put it in register fd.


### Floating-point addition double



## Floating-point addition single


Compute the sum of the floating-point doubles (singles) in registers fs and ft and put it in register fd.

### Floating-point ceiling to word




Compute the ceiling of the floating-point double (single) in register fs, convert to a 32-bit fixed-point value, and put the resulting word in register fd.

### **Compare equal double**




# Compare equal single




Compare the floating-point double (single) in register fs against the one in ft and set the floating-point condition flag cc to 1 if they are equal. If cc is omitted, condition code flag 0 is assumed.

#### Compare less than equal double




# Compare less than equal single



Compare the floating-point double (single) in register fs against the one in ft and set the floating-point condition flag *cc* to 1 if the first is less than or equal to the second. If *cc* is omitted, condition code flag 0 is assumed.

# Compare less than double



#### **Compare less than single**

Compare the floating-point double (single) in register fs against the one in ft and set the condition flag cc to 1 if the first is less than the second. If cc is omitted, condition code flag 0 is assumed.

### **Convert single to double**

# Convert integer to double

Convert the single precision floating-point number or integer in register fs to a double (single) precision number and put it in register fd.

## **Convert double to single**

#### **Convert integer to single**

Convert the double precision floating-point number or integer in register fs to a single precision number and put it in register fd.

# Convert double to integer

## Convert single to integer

Convert the double or single precision floating-point number in register fs to an integer and put it in register fd.

# Floating-point divide double

# Floating-point divide single

Compute the quotient of the floating-point doubles (singles) in registers fs and ft and put it in register fd.

# Floating-point floor to word

Compute the floor of the floating-point double (single) in register fs and put the resulting word in register fd.

#### **Load floating-point double**

1.d fdest, address *pseudoinstruction* 

#### **Load floating-point single**

pseudoinstruction

Load the floating-point double (single) at address into register fdest.

# Move floating-point double

### Move floating-point single

Move the floating-point double (single) from register fs to register fd.

# Move conditional floating-point double false

### Move conditional floating-point single false

Move the floating-point double (single) from register fs to register fd if condition code flag cc is 0. If cc is omitted, condition code flag 0 is assumed.

# Move conditional floating-point double true

### Move conditional floating-point single true

Move the floating-point double (single) from register fs to register fd if condition code flag *cc* is 1. If *cc* is omitted, condition code flag 0 is assumed.

### Move conditional floating-point double not zero

#### Move conditional floating-point single not zero

Move the floating-point double (single) from register fs to register fd if processor register ft is not 0.

### Move conditional floating-point double zero

# Move conditional floating-point single zero


Move the floating-point double (single) from register fs to register fd if processor register ft is 0.

# Floating-point multiply double

# Floating-point multiply single

Compute the product of the floating-point doubles (singles) in registers fs and ft and put it in register fd.

#### **Negate double**



# Negate single

Negate the floating-point double (single) in register fs and put it in register fd.

### Floating-point round to word

Round the floating-point double (single) value in register fs, convert to a 32-bit fixed-point value, and put the resulting word in register fd.

## **Square root double**

## **Square root single**

sqrt.s fd, fs 
$$0x11$$
  $0x10$   $0$  fs fd  $4$ 

Compute the square root of the floating-point double (single) in register fs and put it in register fd.


# Store floating-point double

# Store floating-point single

Store the floating-point double (single) in register fdest at address.


# Floating-point subtract double

## Floating-point subtract single



Compute the difference of the floating-point doubles (singles) in registers fs and ft and put it in register fd.


# Floating-point truncate to word



Truncate the floating-point double (single) value in register fs, convert to a 32-bit fixed-point value, and put the resulting word in register fd.

# **Exception and Interrupt Instructions**

# **Exception return**



Set the EXL bit in coprocessor 0's Status register to 0 and return to the instruction pointed to by coprocessor 0's EPC register.

### System call



Register V0 contains the number of the system call (see Figure A.9.1) provided by SPIM.

# Break



Cause exception code. Exception 1 is reserved for the debugger.

### No operation



Do nothing.