



Instructor: Anas Toma

NAME	ID NUM	SEC
أحمد عبد الله جبر القرم - 1	11819195	3/8:00-11:00
-	-	-

Experiment 4: Algorithmic State Machine (Car-Park)

Introduction :

In this lab , I will implement an algorithmic state machine (ASM) on the ZedBoard to implement a system that count the number of cars in a car-park.


Tools used in Lap :

- 1- Computer lap.
- 2- Vivado software .
- 3- Zboard from Xilinx.
- 4- VHDL

Procedure :

Part 1 : ASM Simulation


I implemented the given asm in vhdI
using 3 processe .



ASM Vhdl Code:

E:/projects/ASM_Car_Park/ASM_Car_Parksrcs/sources_1/new/C.vhd

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use ieee.numeric_std.all;
4  use ieee.std_logic_unsigned.all;
5  entity ASM is
6  port (
7      CLK, RESET, S, X, Y : in STD_LOGIC;
8      Digit0 , Digit1 : out STD_LOGIC_VECTOR (3 downto 0)
9  );
10 end ASM;
11 architecture Behavioral of ASM is
12     type state_type is (T0, T1,T2,T3,T4);
13     signal next_state :state_type ;
14     signal current_state:state_type:=T0;
15     signal temp0,temp1 :std_logic_vector (3 downto 0):="0000";
16 begin
17     state_register : process( clk, reset)
18     begin
19         if(reset = '1') then
20             current_State <= T0;
21
22         elsif (clk'event and clk = '1') then
23             current_State <= next_state;
24
25         end if;
26     end process;
27
28     next_state_process : process( s, X, Y, current_State)...
29     output_process : process(clk)...
146 end Behavioral;
147
148
```



```

28 next_state_process : process( s, X, Y, current_State)
29 begin
30     case current_state is
31     when T0 =>
32         if ( s='1' )then
33             next_state <= T1;
34         else
35             next_state <= T0;
36         end if;
37     when T1 =>
38         if (x='0') then
39             if (y='0') then
40                 next_state <= T1;
41             else
42                 next_state <= T3;
43             end if;
44         else
45             next_state <= T2;
46         end if;
47     when T2 =>
48         if (x='1')then
49             if (y='0')then
50                 next_state <= T2;
51             else
52                 next_state <= T4;
53             end if;
54         else
55             next_state <= T1;
56         end if;
57     when T3 =>
58         if (y='0')then
59             next_state <= T1;
60         else
61             if (x='0')then
62                 next_state <= T3;
63             else
64                 next_state <= T4;
65             end if;
66         end if;
67     when T4 =>
68         if (y='0')then
69             next_state <= T2;
70         else
71             if (x='1')then
72                 next_state <= T4;
73             else
74                 next_state <= T3;
75             end if;
76         end if;
77     end case;
78 end process;
79 output_process : process(clk)
80 begin
81     if(clk'event and clk = '1') then
82         case current_state is
83         when T0 =>
84             Digit0<="0000";
85             Digit1<="0000";
86
87
88         when T2 =>
89             if (x='0' and clk='1')then
90                 if (temp0 < "1001")then
91                     temp0<=temp0+'1';
92                 else
93                     temp0<="0000";
94                 if (temp1 < "1001")then
95                     temp1<=temp1+'1';
96                 else
97                     Digit1<="0000";
98                 end if;
99             end if;
100         end if;
101
102         when T3 =>
103             if (y='0') then
104                 if (temp0 > "0000")then
105                     temp0<=temp0-'1';
106                 else
107                     temp0<="1001";
108                 if (temp1>"0000")then
109                     temp1<=temp1-'1';
110                 else
111                     Digit1<="0000";
112                     end if;


```

```

114         end if;
115     end if;
116     when T4 =>
117         if (y='0')then
118             if (temp0 > "0000")then
119                 temp0<=temp0-'1';
120             else
121                 temp0<="1001";
122                 if (temp1>"0000")then
123                     temp1<=temp1-'1';
124                 else
125                     Digit1<="0000";
126                 end if;
127             end if;
128         elsif (x='0')then
129             if (temp0 < "1001")then
130                 temp0<=temp0+'1';
131             else
132                 Digit0<="0000";
133                 if (temp1<"1001")then
134                     temp1<=temp1+'1';
135                 else
136                     Digit1<="1001";
137                 end if;
138             end if;
139         end if;
140         when T1 =>null;
141     end case;
142 end if;
143 Digit0<= temp0 ;
144 Digit1<= temp1 ;
145 end process ;

```


Asm Simulation :



Part 2 : Top Level (ASM Car-Park)

I had created the Top level entity with four component :

- PBDebounce: to debounce the signals from the push buttons.
- Time_MUX: to select between the two digits (Tens and Ones) of the BCD counter.
- BCD_To_SevenSeg:
- The previous Asm component.



Top level Vhdl Code :

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Top_L_ASM is
5      Port ( s : in STD_LOGIC;
6            x : in STD_LOGIC;
7            y : in STD_LOGIC;
8            rest:in std_logic;
9            clk : in STD_LOGIC;
10           s7d : out STD_LOGIC_VECTOR (6 downto 0);
11           c : out STD_LOGIC);
12 end Top_L_ASM;
13
14 architecture Behavioral of Top_L_ASM is
15
16 component ASM port (
17     clk, RESET, S, X, Y : in STD_LOGIC;
18     Digit0, Digit1 : out STD_LOGIC_VECTOR (3 downto 0)
19 );
20 end component;
21
22 component PBDebounce Port (
23     clk : in STD_LOGIC;
24     PB : in STD_LOGIC;
25     PB_debounced: out STD_LOGIC
26 );
27 end component;
28
29 component Time_MUX Port (
30     clk : in STD_LOGIC;
31     Digit0 : in STD_LOGIC_VECTOR (3 downto 0);
32     Digit1 : in STD_LOGIC_VECTOR (3 downto 0);
33     BCD_Value : out STD_LOGIC_VECTOR (3 downto 0);
34     DigSelect : out STD_LOGIC
35 );
36 end component;
37
38 component BCD_To_SevenSeg Port (
39     BCD: in STD_LOGIC_VECTOR (3 downto 0);
40     AA : out STD_LOGIC;
41     AB : out STD_LOGIC;
42     AC : out STD_LOGIC;
43     AD : out STD_LOGIC;
44     AE : out STD_LOGIC;
45     AF : out STD_LOGIC;
46     AG : out STD_LOGIC
47 );
48 end component;
49
50 signal ds,dx,dy,dRESET :std_logic;
51 signal dig0,dig1,mux_out:std_logic_vector (3 downto 0);
52 signal AA,AB,AC,AD,AE,AF,AG:std_logic;
53
54 begin
55     mod1 : PBDebounce port map (clk,s,ds);
56     mod2 : PBDebounce port map (clk,x,dx);
57     mod3 : PBDebounce port map (clk,y,dy);
58     mod4 : PBDebounce port map (clk,rest,dRESET);
59     mod5 : ASM port map (clk,dRESET,ds,dx,dy,dig0,dig1);
60     mod6 : Time_MUX port map (clk,dig0,dig1,mux_out,c);
61     mod7 : BCD_To_SevenSeg port map (mux_out,AA,AB,AC,AD,AE,AF,AG);
62
63     s7d(6) <= AA;
64     s7d(5) <= AB;
65     s7d(4) <= AC;
66     s7d(3) <= AD;
67     s7d(2) <= AE;

```

Top level simulation :



Synthesis, Implementation, and Bitstream Generation:

I had connected the Pins as shown :

Signal Name	Package Pin	I/O Std
JA1	Y11	LVCMOS33
JA2	AA11	LVCMOS33
JA3	Y10	LVCMOS33
JA4	AA9	LVCMOS33
JB1	W12	LVCMOS33
JB2	W11	LVCMOS33
JB3	V10	LVCMOS33
JB4	W8	LVCMOS33

	Signal Name	Package Pin	I/O Std
Up Button	S	T18	LVCMOS18
Down Button	Reset	R16	LVCMOS18
Right Button	X	R18	LVCMOS18
Left Button	Y	N15	LVCMOS18

Conclusion:

In this excrement I had learned how to create block that behave in a certain ASM chart (Algorithmic State Machine of Car-Park) .