An-Najah National University Department of Computer Engineering Digital design 2 LAB -10636391-Second Semester 2020/2021



جامعة النجاح الوطنية قسم هندسة الحاسوب مختبر تصميم دوائر الكترونية 2 - 10636391-الفصل الأول 2021/2020

Instructor: Anas Toma

NAME	ID NUM	SEC
أحمد عبد الله جبر القرم -1	11819195	3/8:00-11:00
-	1	1

Experiment 2: 4-bit Adder with Structural and Behavioral Implementation

Introduction:

In this experiment I will try to design an 4 Bit Adder using (vhdl) and Zboard from Xilinx Step by step in tow part :

- 1- Structural Implementation: starting from half adder.
- 2- Behavioral Implementation: using IEEE library.

Tools used in Lap:

- 1- Computer lap.
- 2- Vivado software.
- 3- Zboard from Xilinx.
- 4- VHDL


Part 1 : Structural Implementation.


Procedure:

At first build the half adder that contain (XOR) and (AND) gate

$$S = A \oplus B$$
 $Cout = A.B$


\overline{A}	В	S	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1






Simulation for Half Adder:

Testbench code:




Then build Full Adder where Composed of 2 (Half Adder) and (OR) gate as shown:

\overline{A}	В	Cin	S	Cout	
0	0	0	0	0	r
0	0	1	1	0	Half Adder Half Adder
0	1	0	1	0 🔺	SUM A⊕B SUM (A⊕B)⊕Cin Sum
0	1	1	0	1 в	CARRY A.B CARRY Cin(A⊕B)
1	0	0	1	0	Сап
1	0	1	0	1	Full Adder
1	1	0	0	1	
1	1	1	1	1	




Simulation and testbench code:

```
O a<='0';
                                                                     34
        library IEEE;
                                                                     35
                                                                           O b<='1';
 2
        use IEEE.STD LOGIC 1164.ALL;
                                                                           O |cin<='0';
                                                                     36
 3 🖨
         entity fas is
                                                                     37
                                                                               wait for 10 ns;
         -- Port ( );
 4
        end fas;
                                                                           O a<='0';
                                                                     39
 6 🖨
        architecture Behavioral of fas is
                                                                           O b<='0';
                                                                     40
 7
                                                                           O cin<='1';
                                                                      41
 8 🖯
        |component fa port (a,b,cin:in std_logic;s,cout:out std_logic);
                                                                           O wait for 10 ns;
                                                                      42
 9 🖒
         end component;
                                                                      43
10
        signal a,b,cin,s,cout:std logic:='0';
                                                                           O a<='1';
11
                                                                           O b<='1';
12
                                                                      45
         begin
                                                                           O cin<='0';
13 🖨
                                                                     46
        uut: fa port map (
                                                                     47
                                                                           O |wait for 10 ns;
14
          a=>a,
15
           b=>b,
                                                                     48
                                                                           O a<='0';
16
           cin=>cin,
                                                                     49
                                                                           O b<='1';
17
            cout=>cout,
                                                                     50
                                                                           O |cin<='1';
18
            s=>s
                                                                     51
19 🖨
        );
                                                                           O wait for 10 ns;
                                                                     52
20
                                                                     53
21 🖯
         sim:process
                                                                           O a<='1';
                                                                     54
22
        begin
                                                                           O b<='0';
                                                                     55
23
                                                                           O cin<='1';
                                                                     56
     O a<='0';
24
                                                                           O wait for 10 ns;
                                                                     57
25
     O b<='0';
                                                                     58
     O |cin<='0';
26
                                                                           O a<='1';
                                                                     59
     O wait for 10 ns;
27
                                                                           O b<='1';
                                                                     60
28
                                                                     61
                                                                               cin<='1';
     O a<='1';
29
                                                                      62
                                                                           O wait for 10 ns;
30
     O b<='0';
                                                                      63
     O cin<='0';
31
                                                                           O wait;
                                                                      64
32 O wait for 10 ns;
                                                                      65 🖨
                                                                               end process;
```



After that i used 4 Full Adder to build the 4 bit Adder



```
library IEEE;
 2
     use IEEE.STD LOGIC 1164.ALL;
 3
 4 ⊕ entity bit4Adder is
         Port ( A : in STD LOGIC VECTOR (3 downto 0);
 5
                B : in STD_LOGIC_VECTOR (3 downto 0);
 6
 7
                 S : out STD_LOGIC_VECTOR (3 downto 0);
 8
                 Cout : out STD LOGIC);
 9 \(\hat{\text{d}}\) end bit4Adder;
10 🖨 architecture Behavioral of bit4Adder is
11 🖯 component Adder port (
12
         a:in std logic;
13
         b:in std logic;
14
         cin:in std logic;
15
         s:out std logic;
16
         cout:out std_logic
17 | );
18 \(\hat{\text{d}}\) end component;
19 i
     signal c1,c2,c3,c4:std logic;
20 | begin
21 mod1:Adder port map(
22
       a=>A(0),
23
        b=>B(0),
         cin=>'0',
         s=>S(0),
26
         cout=>c1
27 🖒 );
28
29 🖯 mod2:Adder port map(
30
         a=>A(1),
31
         b = > B(1),
        cin=>c1,
32
```

```
33
         s=>S(1),
34
         cout=>c2
35 ( );
36
38
         a=>A(2),
         b = > B(2),
40
         cin=>c2,
41
         s = > S(2),
         cout=>c3
42
43 🗎 );
44
45 mod4:Adder port map(
46
         a=>A(3),
47
         b = > B(3),
48
         cin=>c3,
49
         s=>s(3),
50
         cout=>c4
51 ( );
52 \( \text{end Behavioral;} \)
     <
```

After check simulation if running right add constraint file and choose ports in the board .

Synthesis, Implementation, and Bitstream Generation thin program the Zboard and I had checked the circuit.

Inputs	Package Pin	I/O Std
SW0	F22	LVCMOS18
SW1	G22	LVCMOS18
SW2	H22	LVCMOS18
SW3	F21	LVCMOS18
SW4	H19	LVCMOS18
SW5	H18	LVCMOS18
SW6	H17	LVCMOS18
SW7	M15	LVCMOS18
Outputs	Package Pin	I/O Std
LD0	T22	LVCMOS33
LD1	T21	LVCMOS33
LD2	U22	LVCMOS33
LD3	U21	LVCMOS33
LD4	V22	LVCMOS33

Part two: Behavioral Implementation

Procedure:

Write Behavioral code in vivado as shown:

```
A4BitAdderB.vhd
                 × A4BitAdder_TB.vhd
                                       × Untitled 4
E:/projects/4BitAdderB/4BitAdderB.srcs/sources_1/new/A4BitAdderB.vhd
                        Q
         library IEEE;
 1
 2
         use IEEE.STD LOGIC 1164.ALL;
 3
         use IEEE.std logic unsigned.ALL;
 4
         use IEEE.numeric std.ALL;
 5 ♀
         entity A4BitAdderB is
 6
             Port ( A : in STD LOGIC VECTOR (3 downto 0);
 7
                     B : in STD LOGIC VECTOR (3 downto 0);
 8
                     S : out STD LOGIC VECTOR (3 downto 0);
 9
                     Cout : out STD LOGIC);
10 🖨
         end A4BitAdderB;
11
12
         architecture Behavioral of A4BitAdderB is
13
         signal sum: std logic vector (4 downto 0);
14
         begin
     Sum <= ('0'&A)+('0'&B);</pre>
15
     O S(0) <= sum(0);
16
     O |S(1) <= sum(1);
17
     O S(2) <= sum(2);
18
19
         S(3) \le sum(3);
20
     Out <= sum (4);
21
         end Behavioral;
```

Simulation:

There is the testbench code:

```
architecture Behavioral of A4BitAdder TB is
10 😓
         component A4BitAdderB port (
11
            A:in std logic vector;
12
            B:in std logic vector;
13
            S:out std_logic_vector;
14
            Cout:out std logic
15
        );
        end component;
17
        'signal A.B.S:std logic vector (3 downto 0):="0000":
18
         signal Cout:std logic:='0';
19
20
        begin
21 🖯
         uut : A4BitAdderB port map (
22
          A=>A
23
            в=>в.
24
        Cout=>Cout
25
26 🖨
27 🖯
        sim : process
28
         begin
29 🖯 O for i in 1 to 16 loop
          for i in 1 to 16 loop
30 ⊝ ○
     \circ
31
            A<=A+'1';
32
            wait for 10 ns;
33 🖨
            end loop;
            B<=B+'1';
35 O
            wait for 10 ns;
36 🖨
        end loop;
37 🖨
         end process;
38 🗇
        end Behavioral;
```



After Simulate my design . i used the same constraint file from part1 Run the Synthesis, Implementation, and Bitstream Generation processes Use the Hardware Manger to program your FPGA.

Use the switches and notice the LEDs to verify that your circuit functions correctly.

Conclusion:

In this experiment i learned that i can use switches on the kit as a binary input by specifying in the (.XDC) file. In the same file we can specify the LEDs to show the binary output of our operations.

I got familiar with Zboard kit and i implemented a simple 4BitAdder circuit using VHDL. This helped me learn about the design, simulation and synthesizing processes.