An-Najah National University Department of Computer Engineering Digital design 2 LAB -10636391-Second Semester 2020/2021



جامعة النجاح الوطنية قسم هندسة الحاسوب مختبر تصميم دوائر الكترونية 2 - 10636391-الفصل الثاني 2021/2020

Instructor: Anas Toma

NAME	ID NUM	SEC
أحمد عبد الله جبر القرم -1	11819195	3/8:00-11:00
-	-	-

Experiment 4: Algorithmic State Machine (Car-Park)

Introduction:

In this lab, I will implement an algorithmic state machine (ASM) on the ZedBoard to implement a system that count the number of cars in a car-park.


Tools used in Lap:

- 1- Computer lap.
- 2- Vivado software.
- 3- Zboard from Xilinx.
- 4- VHDL


Procedure:


Part 1: ASM Simulation

I implemented the given asm in vhdl using 3 processe.



ASM Vhdl Code:






```
28 🖨
         next_state_process : process( s, X, Y, current_State)
 30 ⊖
            case current state is
 31 😓
                when TO =>
 32 ⊖
                    if ( s='1' )then
 33
                       next_state <= T1;</pre>
 34
                     else
 35
                        next_state <= T0;
 36 🖨
                    end if;
                 when T1 =>
 38 ⊖
                    if (x='0') then
                        if (y='0') then
 39 ⊖
                           next_state <= T1;</pre>
 40
 41
 42
                           next_state <= T3;</pre>
 43 🖨
                        end if;
                     else
 45
                        next state <= T2;
 46 🖨
                    end if;
 47 E
                 when T2 =>
                    if (x='1')then
 48 🖨
 49 🖨
                        if (y='0')then
 50
                            next_state <= T2;</pre>
 52
                           next_state <= T4;
 53 🖨
                        end if;
 54
                     else
                       next_state <= T1;
 55
 56 🖨
                    end if;
                 when T3 =>
 57 🖨
                    if (y='0')then
 59
                        next state <= T1;
 60
                        else
 61 🖨
                            if (x='0')then
 62
                                next_state <= T3;
 63
                            else
 64
                               next_state <= T4;
 65 🖨
                            end if;
 66 🖒
                        end if;
 67 🖨
                   when T4 =>
 68 ♀
                       if (y='0')then
 69 :
                            next_state <= T2;</pre>
 70
                        else
 71 😞
                            if (x='1')then
 72
                                next_state <= T4;
 73
 74
                                next_state <= T3;</pre>
 75 🖒
                            end if:
 76 🖨
                       end if;
 77 🖨
               end case;
 78 🖨
          end process;
 79 🖨
          output_process : process(clk)
 80 ¦
               if(clk'event and clk = '1') then
 81 🖨
 82 🖨
                   case current state is
 83 🖯
                        when T0 =>
                           Digit0<="0000";
 84
 85 🖨
                           Digit1<="0000";
 86 ¦
 87
 88 🖨
                        when T2 =>
                        if (x='0') and clk='1') then
 89 👨
 90 🖃
                            if (temp0 < "1001")then
 91
                                temp0<=temp0+'1';
 92
                                else
 93
                                temp0<="0000";
 94 🖶
                                if (temp1 < "1001") then
 95
                                    temp1<=temp1+'1';
 96
                                else
 97
                                   Digit1<="0000";
 98 🖨
                                end if;
                           end if;
 99 🖒
100 🖨
                       end if:
101
102 🖨
                       when T3 =>
103 🖨
                       if (y='0') then
104 🗀
                           if (temp0 > "0000")then
105
                               temp0<=temp0-'1';
106
                           else
107
                                temp0<="1001";
108 🖨
                                if (temp1>"0000") then
109
                                    temp1<=temp1-'1';
110
111
                                   Digit1<="0000";
112 🖨
                                end if;
```

```
114 🖨
                          end if;
115 🖨
                      end if;
116 🖨
                      when T4 =>
117 🖨
                          if (y='0')then
                              if (temp0 > "0000")then
118 🖯
                                  temp0<=temp0-'1';
119
120
                              else
121
                                  temp0<="1001";
122 🖨
                                  if (temp1>"0000")then
123
                                      temp1<=temp1-'1';
124
125
                                      Digit1<="0000";
126 🖨
                                  end if;
127 🖨
                              end if;
128
                          elsif (x='0')then
                              if (temp0 < "1001")then
129 🖨
130
                                  temp0<=temp0+'1';
131
                                  else
132
                                  Digit0<="0000";
133 ⊖
                                  if (temp1<"1001") then
134
                                      temp1<=temp1+'1';
135
                                      Digit1<="1001";
136
137 🖨
                                  end if:
138 🖨
                              end if;
139 △
                          end if;
140
                      when T1 =>null;
141 🖨
                  end case;
142 🖯
              end if;
143
              Digit0<= temp0 ;
              Digit1<= temp1 ;
144
145 🖨
         end process ;
```




Asm Simulation:



Part 2 : Top Level (ASM Car-Park)

I had created the Top level entity with four component:

- PBDebouncer: to debounce the signals from the push buttons.
- b. Time MUX: to select between the two digits (Tens and Ones) of the BCD counter.
- BCD_To_SevenSeg:
- d. The previous Asm component.



Top level Vhdl Code:

```
33
                                                                                BCD_Value : out STD_LOGIC_VECTOR (3 downto 0);
    library IEEE;
                                                                  34
2
                                                                                DigSelect : out STD LOGIC
    use IEEE.STD LOGIC 1164.ALL;
                                                                  35
                                                                                );
 4 entity Top_L_ASM is
                                                                  36 ⊝
                                                                                end component;
        Port ( s : in STD LOGIC;
                                                                  37
               x : in STD LOGIC;
                                                                  38 ⊟
                                                                       component BCD_To_SevenSeg Port (
                y : in STD_LOGIC;
                                                                  39
                                                                               BCD: in STD LOGIC VECTOR(3 downto 0);
                rest:in std logic;
                                                                  40
                                                                                AA : out STD LOGIC;
                clk : in STD LOGIC;
                                                                  41
                                                                               AB : out STD LOGIC:
10
                s7d : out STD LOGIC VECTOR (6 downto 0);
                                                                  42
                                                                                AC : out STD LOGIC;
11
                c : out STD LOGIC);
                                                                  43
                                                                                AD : out STD LOGIC;
12 end Top_L_ASM;
                                                                  44
                                                                                AE : out STD_LOGIC;
                                                                  45
                                                                                AF : out STD LOGIC;
14 - architecture Behavioral of Top_L_ASM is
                                                                                AG : out STD LOGIC
15
                                                                  47
                                                                                );
16 \buildrel  component ASM port (
                                                                  48 (
                                                                                end component;
17
            clk, RESET, S, X , Y : in STD_LOGIC;
                                                                       signal ds, dx, dy, dRESET :std logic;
                                                                  49
             Digit0 , Digit1 : out STD_LOGIC_VECTOR (3 downto 0)
                                                                       signal dig0, dig1, mux_out:std logic vector (3 downto 0);
19
        );
                                                                  51
                                                                       signal AA, AB, AC, AD, AE, AF, AG:std logic;
20 \( \hightarrow\) end component;
                                                                       begin
                                                                  52
21
                                                                  53
                                                                       mod1 : PBDebouncer port map (clk,s,ds);
22 component PBDebouncer Port (
                                                                       mod2 : PBDebouncer port map (clk,x,dx);
23
            clk : in STD LOGIC;
                                                                  55
                                                                       mod3 : PBDebouncer port map (clk, y, dy);
24
             PB : in STD LOGIC:
                                                                       mod4 : PBDebouncer port map (clk,rest,dRESET);
                                                                  56
25
             PB_debounced: out STD LOGIC
                                                                  57
                                                                       mod5 : ASM port map (clk,dRESET,ds,dx,dy,dig0,dig1);
26
            );
27 🖒 end component;
                                                                  58
                                                                       mod6: Time_MUX port map(clk,dig0,dig1,mux_out,c);
28
                                                                  59
                                                                       mod7: BCD_To_SevenSeg port map (mux_out,AA,AB,AC,AD,AE,AF,AG);
29 component Time_MUX Port (
                                                                  60
                                                                       s7d(6)<= AA;
30
            clk : in STD LOGIC;
                                                                  61
                                                                       s7d(5)<= AB;
31
             Digit0 : in STD LOGIC VECTOR (3 downto 0);
                                                                  62
                                                                       s7d(4)<= AC;
             Digit1 : in STD LOGIC VECTOR (3 downto 0);
                                                                  63
                                                                       s7d(3) <= AD;
                                                                  64
                                                                       s7d(2)<= AE;
                                                                    4
```

Top level simulation:



Synthesis, Implementation, and Bitstream Generation:

I had connected the Pins as shown:

Signal Name	Package Pin	I/O Std	
JA1	Y11	LVCMOS33	
JA2	AA11	LVCMOS33	
JA3	Y10	LVCMOS33	
JA4	AA9	LVCMOS33	
JB1	W12	LVCMOS33	
JB2	W11	LVCMOS33	
JB3	V10	LVCMOS33	
JB4	W8	LVCMOS33	

	Signal Name	Package Pin	I/O Std
Up Button	S	T18	LVCMOS18
Down Button	Reset	R16	LVCMOS18
Right Button	X	R18	LVCMOS18
Left Button	Y	N15	LVCMOS18

Conclusion:

In this excrement I had learned how to create block that behave in a certain ASM chart (Algorithmic State Machine of Car-Park) .