

VUnit Tutorial

Presenter: Olof Kraigher <u>olof.kraigher@gmail.com</u>



Agenda

- 1. Introduction
- 2. What can VUnit do for you?
- 3. What is VUnit exactly?
- 4. VUnit basic example
- 5. Beyond basics
- 6. The libraries



Introduction

- Provides an open source test automation tool for VHDL and SystemVerilog
- Founded in 2014 by Olof Kraigher and Lars Asplund
- Currently has thousands of users in major companies around the world
- Active community with third party contributors
- Rigorously tested using Travis CI on Linux and AppVeyor on Windows
- Has a website and an active chat channel



Introduction

- Truly open source
- Open development on GitHub publishing all internal tests and discussions
 - Not just publishing a read-only copy on GitHub without any tests
 - Has active collaboration with people making pull requests
 - Tries to make it easy for people to modify and contribute
- Quality is a priority and contributions have to be well tested and pass code review
- · Helpful community
 - Ask a question in the chat channel and someone will usually respond the same day



What can VUnit do for you?

- Provide a very convenient and productive edit/compile/run workflow
- Automatic compile order detection and incremental re-compilation
- Automate and standardize the running of all test benches
- Integration with Continous Integration servers such as Jenkins and Bamboo
- Provides you with a toolbox to create higher quality automated test benches
- Lowers the threshold to write automated tests



What is VUnit exactly?

VUnit is a set of related components written in Python, VHDL and SystemVerilog

The core parts are:

- A Python library:
 - o Simple, documented and script-able API for end users
 - Test execution and results collection
 - o Controlling and spawning of simulator processes
- A VHDL/SystemVerilog Test Runner
 - Allows test benches with multiple named test cases
- A Logging/Check Library
 - Provides high quality error and debug messages
 - Colorized output for less strain on the eyes



What is VUnit exactly?

There are also a number of additional libraries

- Dynamic Data Types Library
 - A push/pop anything queue
 - A dynamic array with up to 3 dimensions
- Message Passing library
 - Pass dynamic messages between processes
 - Is the basis of verification components
- Verification Component Library
 - o AXI-stream, AXI4, AXI4-lite
 - Avalon
 - Wishbone
 - ... and many more



VUnit basic example

tb_example.vhd

```
library vunit_lib;
context vunit_lib.vunit_context;

entity tb_example is
    generic (runner_cfg : string);
end entity;

architecture tb of tb_example is
begin
    main : process
begin
    test_runner_setup(runner, runner_cfg);
    report "Hello world!";
    test_runner_cleanup(runner); -- Simulation ends here
end process;
end architecture;
```



VUnit basic example

run.py

```
from vunit import VUnit

prj = VUnit.from_argv()

lib = prj.add_library("lib")
lib.add_source_files("PROJECT_ROOT/*.vhd"))
prj.main()
```



VUnit basic example

Console



VUnit basic example - making it fail

tb_example.vhd

```
library vunit_lib;
context vunit_lib.vunit_context;

entity tb_example is
    generic (runner_cfg : string);
end entity;

architecture tb of tb_example is
begin
    main : process
begin
    test_runner_setup(runner, runner_cfg);
    assert false report "Fail";
    test_runner_cleanup(runner); -- Simulation ends here
end process;
end architecture;
```



VUnit basic example - making it fail

Console

```
> python run.py
Compiling into lib: examples/vhdl/user guide/tb example.vhd passed
Compile passed
Starting lib.tb example.all
Output file: vunit out/test output/lib.tb example.all/output.text
tb example.vhd:19:5:@Oms:(assertion error): Fail
error: assertion failed
 from: process lib.tb example(tb).main at tb example.vhd:13
error: simulation failed
fail (P=0 S=0 F=1 T=1) lib.tb example.all (0.3 seconds)
==== Summary ============
fail lib.tb example.all (0.3 seconds)
pass 0 of 1
fail 1 of 1
_____
Total time was 0.3 seconds
Elapsed time was 0.3 seconds
_____
Some failed!
```



Multiple test cases

VUnit supports having several test cases in a test bench

tb_example_many.vhd

```
main : process
begin
  test_runner_setup(runner, runner_cfg);

while test_suite loop
  if run("test_pass") then
      report "This will pass";

  elsif run("test_fail") then
      assert false report "It fails";

  end if;
  end loop;

test_runner_cleanup(runner);
end process;
```



Multiple test cases

Console

```
> python run.py --quiet
Re-compile not needed
Starting lib.tb example many.test pass
Output file: vunit out/test output/lib.tb example many.test pass/output.txt
pass (P=1 S=0 F=0 T=2) lib.tb example many.test pass (0.4 seconds)
Starting lib.tb example many.test fail
Output file: vunit_out/test_output/lib.tb_example_many.test_fail/output.txt
fail (P=1 S=0 F=1 T=2) lib.tb example many.test fail (0.4 seconds)
==== Summary ===============================
pass lib.tb example many.test pass (0.4 seconds)
fail lib.tb example many.test fail (0.4 seconds)
_____
pass 1 of 2
fail 1 of 2
_____
Total time was 0.7 seconds
Elapsed time was 0.7 seconds
_____
Some failed!
```




Launching the Simulator GUI

Sometimes you want to use the simulator GUI to investigate why your test is **failing**

> python run.py lib.tb_example.all --gui &



Launching the Simulator GUI



Olof Kraigher <u>olof.kraigher@gmail.com</u>



System Verilog

tb_example.sv



More examples

The previous example and many more can be found on GitHub

https://github.com/VUnit/vunit/tree/master/examples



Beyond basics

I will give an overview of some important advanced features

- Test runner watchdog
- Test configuration
- Simulation and compile options
- The output path
- Pre- and post simulation hooks
- Parallel simulation
- Attributes
- Running several test in the same simulation
- CI-server integration



Test runner watchdog

Often a faulty DUT or test bench hangs, so add a watchdog timeout

```
test_runner : process
begin
 test runner setup(runner, runner cfg);
 while test suite loop
   if run("Test that stalls") then
      -- The watchdog will fail this test in a reasonable time
      wait:
   elsif run("Test that needs longer timeout") then
      -- It is also possible to set/re-set the timeout
      -- when test cases need separate timeout settings
     set timeout(runner, 2 ms);
     wait for 1 ms;
    end if:
  end loop:
 test_runner_cleanup(runner);
end process;
test runner watchdog(runner, 1 ns);
```



Test configuration

- For complex test benches or re-usable IP blocks you may want to test them for several combination of generics
- VUnit supports running a test case several times with different configurations of generics

run.py

```
# Use the API to get the test bench object
tb_generic = lib.test_bench("tb_generic")

# Test the cross product of data width and mode settings
for data_width in [8, 16, 32]:
    for mode in ["a", "b"]:
        # Each configuration needs an unique name
        name = "dw=%i,mode=%s" % (data_width, mode)

        # Create the generics as a key-value map
        generics = dict(data_width=data_width, mode=mode)

        # Add the configuration
        tb_generic.add_config(name, generics)
```

21/56



Test configuration

```
> python run.py --list
lib.tb_generic.dw=8,mode=a.Test 1
lib.tb_generic.dw=8,mode=b.Test 1
lib.tb_generic.dw=16,mode=a.Test 1
lib.tb_generic.dw=16,mode=b.Test 1
lib.tb_generic.dw=32,mode=a.Test 1
lib.tb_generic.dw=32,mode=b.Test 1
lib.tb_generic.dw=8,mode=b.Test 2
lib.tb_generic.dw=8,mode=b.Test 2
lib.tb_generic.dw=16,mode=b.Test 2
lib.tb_generic.dw=16,mode=b.Test 2
lib.tb_generic.dw=16,mode=b.Test 2
lib.tb_generic.dw=32,mode=b.Test 2
```

Configurations are also possible at the test case granularity



Simulation and compile options

- VUnit supports transparently passing options to the simulator
- Compile options are set on the file level
- Simulation options are set on the test bench/configuration level

run.py

```
# Riviera specific flags
lib.set_compile_option("rivierapro.vcom_flags", ["-coverage", "bs"])
lib.set_compile_option("rivierapro.vlog_flags", ["-coverage", "bs"])

# ModelSim specific flags
lib.set_compile_option("modelsim.vcom_flags", ["+cover=bs"])
lib.set_compile_option("modelsim.vlog_flags", ["+cover=bs"])

# General purpose flag to enable coverage collection
lib.set_sim_option("enable_coverage", True)
```



The output path

- VUnit creates an unique output path folder for each test case
- The output path can be used to write output data from the test bench
- The output path is also accessible by the post_check Python function
- VUnit also writes the full stdout of the test to output.txt within the output path

```
-- The output path is given by calling a function on runner_cfg
report output_path(runner_cfg);
```



Pre- and post simulation hooks

- pre_config: When you want to generate stimuli before simulation
- post_check: When you want to check result data after simulation
- The output_path can be used as an input/output folder

```
def pre_config(output_path):
    generate_stimuli(join(output_path, "stimuli.csv"))
    return True

def post_check(output_path):
    check_result(join(output_path, "result.csv"))
    return True

test_bench.set_pre_config(pre_config)
test_bench.set_post_check(post_check)
```

Each test bench or test configuration can have its own pre_config and post_check function



Parallel simulation

- \bullet You can use the -pN/--num-threads=N flag to run N simulator processes in parallel
- **Warning**: Your co-workers might not appreciate high N if you are using a commercial simulator with limited number of licenses



Attributes

- Custom user attributes can be set on test cases via comments
- Attributes can be used for requirements trace-ability
 - Attributes for the entire project are exported to JSON using the -export-json flag
- Attributes can also be used to mark test that take really long to run such that the CI-server only runs them at night and not on every commit
 - Test can be selected based using the --{with,without}-attributes command line argument

```
if run("Test case") then
    -- vunit: .req-111
elsif run("Long test case") then
    -- vunit: .nigthly
end if;
```



Running several test in the same simulation

- By default VUnit runs each test case within a test bench in an independent simulation
 - To provide isolation
 - To provide opportunity for parallelization
- When unit-testing packages that have many small tests and little shared state that can cause problems it can be faster to run all tests in the same simulation to avoid simulator start-up overhead

Use the run_all_in_same_sim attribute in the test bench

```
-- vunit: run_all_in_same_sim
entity tb_package is
...
```

Tests will still have separate status report but all test will share output path and configuration

28 / 56



CI-server integration

- Use the --xunit-xml command line argument to write a test report file using the standard xml format that Jenkins and others support
- You can also use the --exit-0 command line argument to only set failing exit code if VUnit crashes and not just because a test failed
 - This can be used to get a yellow build on test failure and red build on test environment failure

```
> python run.py --xunit-xml=test_results.xml
```

29 / 56



The libraries

I will give an overview of the VHDL libraries included in VUnit

- Logging
- Check
- Data Types
- Communication
- Verification Components



- · Write messages to stdout or file
- · Messages have a source and a log level
- Sources can be hierarchical, separated by :
- Simulation can be configured to stop after N log messages of specific level and source
 - The default is to stop directly on any ERROR or FAILURE
- Logging also be mocked to enable negative testing of verification components and packages

```
0 ns - tb:monitor - TRACE - Trace message
2 ns - tb:monitor - DEBUG - Debug message
2 ns - tb:stimuli - INFO - Info message
3 ns - tb:monitor - WARNING - Warning message
4 ns - tb:checker - ERROR - Error message
4 ns - tb:checker - FAILURE - Failure message
```



Creating log messages

```
process monitor is
  constant logger : logger_t = get_logger("tb:monitor");
begin
  wait until stuff;
  debug(logger, "Stuff happened");
end;
```

The default logger can also be used

```
process monitor is
begin
  wait until stuff;
  debug("Log to default logger");
end;
```



Configuring visibility

```
process main is
begin
  show(get_logger("tb:monitor"), display_handler, (trace, debug));
  ...
```

Configuring stop condition

```
process main is
begin
   -- Stop after 1 warning in any logger under tb:*
set_stop_count(get_logger("tb"), warning, 1);
...
```



Negative testing using mocking

```
process main is
   constant logger : logger_t := get_logger("my_pkg");
begin

if run("test error on wrong input") then
   -- Mock the logger to record calls to it
   mock(logger, error);

-- Perform the call which should produce the error
   mypkg.check_stuff(wrong_stuff);

-- Check that the one and only error occurred
   check_only_log(logger, "Got the wrong stuff", error);

-- Need to unmock the logger here, VUnit will check that no logger
   -- is mocked at the end of simulation
   unmock(logger, error);
...
```

Useful to people who write re-usable verification components and packages



Check

- Provides check subprogram such as check_equal with better output than assert statements
 - Assert just tells you it failed unless you provide a message
- Uses the logging library underneath
- Can also log confirmation messages when the checks pass (turned-off by default)

```
check_equal(my_data - 1, reference_value, result("for my_data"));
check_equal(my_data, reference_value, result("for my_data"));

0 ps - check - ERROR - Equality check failed for my_data - Got 16. Expected 17.
0 ps - check - PASS - Equality check passed for my_data - Got 17.
```



Check

• Provides many other subprograms such as check_match, check_stable, check_one_hot and many more...

36 / 56



Data types

Provides dynamic data types such as:

- Queue
- Integer Array
- Key Value Map



Data types - Queue

- The queue_t data type can push and pop any primitive VHDL value
- Values of different types can be in the same queue
 - Type mismatch is checked at runtime

```
queue := new_queue;
push_integer(queue, 11);
push_std_ulogic_vector(queue, b"0101");
push_string(queue, "Hello world");
assert pop_integer(queue) = 11;
assert pop_std_ulogic_vector(queue) = b"0101";
assert pop_string(queue) = "Hello world";
```

Can be used to define stimuli and collect results in streaming test benches



Data types - Queue

```
stimuli : process
begin
  while is empty(queue) loop
    wait until rising edge(clk);
  end loop;
  axis m2s.t valid <= '1';</pre>
  axis m2s.t data <= pop std ulogic vector(queue);</pre>
  wait until (axis_m2s.t_valid and axis_s2m.t_ready) = '1'
              and rising edge(clk):
  axis m2s.t valid <= '0';</pre>
end process:
checker : process
begin
  wait until (axis_m2s.t_valid and axis_s2m.t_ready) = '1'
              `and rising_edge(clk);
  check_false(is_empty(queue), "Got unexpected data");
  check_equal(axis_m2s.t_data, pop_std_ulogic_vector(queue),
                               result("for tdata"));
end process:
```



Data types - Integer Array

- integer_array_t is a dynamic array of integers with up to three dimensions
- Can load/store from CSV files or raw binary files

```
-- One-dimensional array
arr := new_1d;
arr.append(11);
arr.append(22);
assert arr.get(1) = 22;

-- Two-dimensional array
arr := new_2d(width => 4, height => 4);
arr.set(0, 1, 22);
assert arr.get(0, 1) = 22;

-- Load and store from file
arr := load_csv("data.csv");
save_raw(arr, "data.raw");
```



Data types - Key Value Map

- A dict_t type implements a key value map for strings
- Any data type can used when combined with the codec_pkg
- The codec_pkg is also used for the queue_t and can encode/decode any primitive data type to/from string

```
dict := new_dict;
set(dict, "key", "value");
assert has_key(dict, "key");
assert not has_key(dict, "key2");
assert get(dict, "key") = "value";

remove(dict, "key");
assert not has_key(dict, "key");
set(dict, encode(1), encode(1 ns));
assert decode(get(dict, encode(1))) = 1 ns;
```



Communication

- The com library can be used for inter process communication in zero simulation time
- Messages are created using the queue_t interface
- Each message has a user defined message type
- · Based on the asynchronous actor model
- Supports request/response and publish/subscribe patterns
- Main use case is to create re-usable verification for complex test benches



Communication

Request/Response example - master

```
constant bus_read_msg : msg_type_t := new_msg_type("bus read");
constant bfm_actor := new_actor("bus_bfm");
...

main : process
    variable request_msg, reply_msg : msg_t;
begin
    -- This would be extracted to a read[address, data] procedure

    request_msg := new_msg(bus_read_msg);
    push(request_msg, addr);
    send(net, bfm_actor, request_msg);

    receive_reply(net, request_msg, reply_msg);
    info("Read data " & to_string(pop(reply_msg)));

    delete(reply_msg);
end process;
```



Communication

Request/Response example - slave

```
bus_bfm : process
  variable request msq, reply msq : msq t;
begin
  receive(net, bfm actor, request msq);
  msq type := message_type(request_msg);
  if msg_type = bus_read_msg then
    -- A more advanced BFM would pipeline reads
    read_enable <= '1';</pre>
    addr <= pop(request_msg);</pre>
    wait until rising_edge(clk);
    read enable <= '0';
    wait until rising edge(clk);
    reply_msg := new_msg;
    push_std_ulogic_vector(reply_msg, read_data);
    reply(net, request_msg, reply_msg);
    delete(request msq);
  else
    unexpected msq type(msq type);
  end if:
end process;
```

Olof Kraigher <u>olof.kraigher@gmail.com</u>



Verification Components

- Provides verification components for several bus standards
 - AXI-stream
 - o AXI4-lite
 - o AXI4 master/slave
 - Avalon source/sink
 - Avalon master/slave
 - Wishbone master/slave
 - RAM master
 - o ...
- The AXI4 master/slaves have been used to make a simulation model of Xilinx Zyng PS



Verification Components - Terminology

- Verification Component (VC)
 - An entity that drives actual signals with stimuli and/or collects/checks expected values
 - Supports one or more Verification Component Interfaces (VCI)



Verification Components - Terminology

- Verification Component Interface (VCI)
 - $\circ~$ A set of procedures defining the requests and messages which can be sent to/from a \boldsymbol{VC}
 - The AXI4-master, RAM-master, Avalon-master and Wishbone-master all support a generic bus master VCI
 - Reduces code duplication as you can re-use code to read and write control registers even if you use different buses on module level and top level
 - Allows code re-use also when developing the VC
 - Many VC also support a common synchronization VCI to wait for a specific amount of time between read/write transactions



Verification Components - Some Highlights

- Bus Master
- · Memory model
- AXI read/write slaves



Verification Components - Bus Master

Supports read and write operations on a memory mapped bus

```
constant axil bus : bus master t := new bus(
  data length => 32,
  address length => 32,
  logger => get logger("axi bus"));
-- Non-blocking write
write bus(net, axil_bus, CONTROL_REG, ENABLE_BIT);
wait_until_idle(net, axil_bus);
check equal(is enabled, '1');
-- A blocking read
read bus(net, axil bus, STATUS REG, read data);
check equal(read data(ENABLE BIT), '1');
axi lite master inst: entity vunit lib.axi lite master
  generic map (
    bus_handle => axil bus)
  port map (
    aclk => clk,
```

Olof Kraigher olof.kraigher@gmail.com



Verification Components - Bus Master

With debug logging enabled

```
show(get_logger(axil_bus), display_handler, debug);

5000000 fs - axi_bus - DEBUG - Wrote 0x00000001 to address 0x00000000 8000000 fs - axi_bus - DEBUG - Read 0x000000001 from address 0x000000004
```



Verification Components - Memory model

- Memory mapped slaves interact with a memory model
- The test bench designer can allocate buffers in the memory model
 - Set permissions on addresses
 - Read-only
 - Read-and-Write
 - Write-only
 - No-access
 - o Write stimuli data to the memory addresses
 - Write expected data to the memory addresses
 - Read result data from memory



Verification Components - Memory model

```
constant memory := new memory(endian => little endian):
constant axi rd slave : axi slave t := new axi slave(
  memory => memory.
  logger => get logger("axi rd slave")):
buf := allocate(memory, 4 * stimuli'length, "My Buffer",
                permissions => read only);
-- Write stimuli data to memory
for i in stimuli'length loop
 -- Uses default endian for memory but can be overridden
  write word(memory, base address(buf) + 4*i, stimuli(i));
end loop:
-- Write input address to control register
write bus(net, ctrl reg bus, INPUT ADDR, base address(buf));
axi_read_slave_inst: entity vunit_lib.axi read slave
  generic map (
    axi slave => axi rd slave)
  port map (
    aclk => clk,
```



Verification Components - Memory model

- Buffers can be named for better error messages
- Error message will include:
 - Buffer buffer name if available
 - Absolute address
 - Relative address within the buffer if available

```
96500000 fs - axi_wr_slave - FAILURE -
Writing to address 8194
at offset 2 within buffer 'wbuffer' at range (8192 to 9215).
Got 200 expected 13
```



Verification Components - AXI slaves

- Uses the memory model
- Each AXI-channel has run-time configurable FIFO depth
- Each AXI-channel has run-time configurable stall probability
- AXI response channels have run-time configurable min/max latency
- Records transfer statistics such as number of burst and burst length histogram
- Provides debug logging for each burst
- Future work: Error injection for specific bursts

```
30500 ps - axi_rd_s - DEBUG - Got read burst #1 for id 0
arid = 0x0
araddr = 0x00001000
arlen = 62
arsize = 4
arburst = incr (01)
30500 ps - axi_rd_s - DEBUG - Start providing data for read burst #1 for id 0
92500 ps - axi_rd_s - DEBUG - Providing last data for read burst #1 for id 0
```

Olof Kraigher olof.kraigher@gmail.com



Verification Components - More examples

Have a look at the <u>AXI DMA</u> example which demonstrates the use of AXI read and write slaves as well as control register access using bus master **VCI**



Thank you for listening!