Shitty Fucking Useless Draft/Design

Mahmoud Adas, Evram Youssef, Mohamed Shawky, Remonda Talaat March 19, 2020




Figure 1: Overall Design

Interface:

- CLK
- RESET
 - clears all internal states of all modules:
 - * IO internal buffer
 - * ERROR/SUCCESS of all modules resets to SUCCESS(1)

- $\ast\,$ INTERPOLATOR invalidates all its cache, which means it needs to refill it from IO
- $\ast\,$ SOVLER invalidates all its cache and registers, which means it needs to access the ram again
- * CPY from solver to interp, and ACK from interp to solver are both zeroed to stop any copy operations
- RAM is NOT cleared
- ASYNC
- CPU is expected next clock to turn the LOAD / PROC / OUT into LOAD state and we will start loding input again.
- LOAD / PROC / OUT (2bit): TODO
- DATA (64bit): TODOINTERRUPT: TODO
- ERROR / SUCCESS: TODO