5-stage Pipelined Processor Design Report

Team #4

Mohamed Shawky SEC:2, BN:16

Remonda Talaat SEC:1, BN:20

Evram Youssef SEC:1, BN:9

Mahmoud Adas SEC:2, BN:21

March 30, 2020

Contents

I In	ntroduction	1
0.1	System Overview	2
0.2	Task Distribution	2
II (Overall System	3
0.3	Overall System Design Schema	4
0.4		4
	0.4.1 Instruction Memory	4
	0.4.2 Data Memory	4
III	Instruction Format	6
0.5	One Operand Operations	7
0.6	Special Operations	7
0.7		7
0.8		8
0.9		9
IV	Control Unit	10
V I	Pipeline Stages	11
	Pipeline Hazards and solutions	12
0.10	0 Hazards Detection	13
	0.10.1 Structural Hazards	13

	0.10.2	Data Hazards									13
	0.10.3	Control Hazards									13
0.11	Hazard	ls Handling									13
	0.11.1	Structural Hazards									13
	0.11.2	Data Hazards									13
	0.11.3	Control Hazards									14

List of Figures

1	Overall System	Design												4

List of Tables

1	One Operand Instruction Mapping								7
2	Two Operand Instruction Mapping								8
3	Memory Instruction Mapping								Ć
4	One Operand Instruction Mapping								Ć

Part I Introduction

0.1 System Overview

This document reports our design work of the 5-stage pipelined processor using Harvard architecture. We discuss the overall system blocks and connections, the functionalities of the different blocks and the hazard solutions.

0.2 Task Distribution

TODO: Task distribution table

Part II Overall System

0.3 Overall System Design Schema




Figure 1: Overall System Design

0.4 Memory Specs

The following are the initial specs for both instruction and data memory.

${\bf 0.4.1} \quad {\bf Instruction \ Memory}$

- 4GB X 16BIT
- BUS = 16BIT

0.4.2 Data Memory

 \bullet 4GB X 16BIT

- BUS = 16BIT
- SP $> 2^{31}$ (at the middle of the memory).

Part III Instruction Format

0.5 One Operand Operations

- 4 bits (1111) for one operand instructions.
- 3 bits to define instruction.
- 3 bits for destination register.
- 1 bit to define the memory slots occupied by the instruction.
- Total of 11 bits, padded with 5 0's to fit 16 bits.

Operation Destination 16|32Conditions OpCode IN 1111000 000:111 0 $\overline{\text{if !Rdst=0,Z=1}}$ NOT 1111001 000:111 0 if !Rdst<0,N=1INC 0 if Rdst+1=0,Z=11111010 000:111 if Rdst+1<0, N=1DEC if Rdst-1=0,Z=11111011 000:111 0 if Rdst-1<0,N=1OUT 1111100 000:111 0

Table 1: One Operand Instruction Mapping

0.6 Special Operations

• 16 0's to represent NOP (0000000000000000).

0.7 Two Operand Operations

- 4 bits to define instruction.
- 3 bits for each of Rsrc1, Rsrc2 and Rdst.
- 1 bit to define the memory slots occupied by the instruction.
- 16 bits for immediate values.
- Total of 14 bits in most cases with some exceptions mentioned below.

Operation	OpCode	Rsrc1	Rsrc2	Rdst	imm	16 32	Conditions		
SWAP	0001	000:111		000:111		0			
							_		
ADD	0010	000:111	000:111	000:111	_	0	if Result=0,Z=1		
							if Result<0,N=1		
SUB	0011	000:111	000:111	000:111		0	if Result=0,Z=1		
							if Result<0,N=1		
AND	0100	000:111	000:111	000:111	_	0	if Result=0,Z=1		
							if Result<0,N=1		
OR	0101	000:111	000:111	000:111	_	0	if Result=0,Z=1		
							if Result<0,N=1		
SHL	0110	000:111			16 bits	1	update carry		
							flag		
SHR	0111	000:111	_		16 bits	1	update carry		
							flag		
IADD	1000	000:111	_	000:111	16 bits	1	if Result=0,Z=1		
							if Result<0,N=1		

Table 2: Two Operand Instruction Mapping

0.8 Memory Operations

- 4 bits to define instruction.
- 3 bits for destination register.
- 1 bit to define the memory slots occupied by the instruction.
- 16 bits for immediate values.
- 20 bits for effective addresses.
- Total of 8 bits with no immediate values or effective addresses.
- Total of 24 bits with immediate values.
- Total of 28 bits with effective addresses.

Rdst Conditions Operation OpCode EA16|32imm PUSH 1001 000:1110 POP 1010 000:111 0 LDM 1011 000:111 1 16 bits LDD 1100 000:111 20 bits 1 STD 20 bits 1 1101 000:111

Table 3: Memory Instruction Mapping

0.9 Branch and Change Control Operations

- 4 bits (0000) for branching instructions.
- 3 bits to define instruction.
- 3 bits for destination register.
- 1 bit to define the memory slots occupied by the instruction.
- Total of 11 bits, padded with 5 0's to fit 16 bits.

Table 4: One Operand Instruction Mapping

Operation	OpCode	Destination	16 32	Conditions
JZ	0000001	000:111	0	
JMP	0000010	000:111	0	
CALL	0000011	000:111	0	
RET	0000100		0	
RTI	0000101		0	

Part IV Control Unit

Part V Pipeline Stages

0.10 Hazards Detection

0.10.1 Structural Hazards

No detection required.

0.10.2 Data Hazards

Refer the HDU in 1

0.10.3 Control Hazards

- At Fetch stage, always check the branch predictor and calculate the next address accordingly.
- At Decode stage, check whether the OPCode is of a branch operation. If so, pass the address to the program counter and compare the correct address with the address of the counter to decide whether to flush the Fetch stage or not.

0.11 Hazards Handling

0.11.1 Structural Hazards

2 memory units, one for instructions and one for data. Both have the same specs (mentioned below).

Also, to handle register file structural hazard, the write back will be in the first half of the clock cycle and the decode will be in the second half.

0.11.2 Data Hazards

Stall

Occurs only at Decode stage, due to load use case.

- Fetch same instruction (don't increment the program counter).
- Latch IF/ID buffer with the same values.
- Freeze Decode stage.

• Clear ID/EX buffer.

Data Forwarding

- EX/MEM buffer -> Execute / Decode.
- ID/EX buffer > Decode.

0.11.3 Control Hazards

Flush

Occurs only at Fetch Stage, due to wrong branch prediction at Decode stage.

- Load new address in the program counter.
- Remove fetched instructions from IF/ID buffer.

Dynamic Branch Prediction

Hash table of some length containing Keys of branch addresses paired with 1-bit for branch prediction.