

Computer Architecture
Final Assessment Report
5-stage Pipelined Processor
Team #4

Mohamed Shawky
SEC:2, BN:16

Remonda Talaat
SEC:1, BN:20

Evram Youssef
SEC:1, BN:9

Mahmoud Adas
SEC:2, BN:21

June 2, 2020

Contents

I	Introduction	1
0.1	Abstract	2
II	Overall System Design	3
0.2	Overall System Design Schema	4
0.3	Memory Specs	4
0.4	PC Control Unit	5
0.4.1	Inputs	5
0.4.2	Outputs	5
0.4.3	Logic	6
0.5	Dynamic Branch Prediction	6
0.5.1	Inputs	7
0.5.2	Outputs	7
0.5.3	Logic	7
0.6	Branch Address Unit	7
0.6.1	Inputs	7
0.6.2	Outputs	8
0.6.3	Logic	8
0.7	Register File	9
0.7.1	Registers	9
0.7.2	Inputs	9
0.7.3	Outputs	10
0.7.4	Logic	10
0.8	ALU	11
0.8.1	Inputs	11
0.8.2	Outputs	11
0.8.3	ALU Operations	11

0.8.4	Logic	12
0.9	PC Navigator	12
0.9.1	Inputs	12
0.9.2	Outputs	13
0.9.3	Logic	13
III	Instruction Format	14
0.10	One Operand Operations	15
0.11	Special Operations	15
0.12	Two Operand Operations	15
0.13	Memory Operations	16
0.14	Branch and Change Control Operations	17
IV	Control Unit (Signals)	18
0.15	Overview	19
0.16	Control Signals	20
0.16.1	One Operand Instructions	20
0.16.2	Two Operand Instructions	21
0.16.3	Immediate Operand Instructions	22
0.16.4	Data Instructions	23
0.17	Stack Instructions	24
0.18	Jump Instructions	25
0.19	Special Instructions	26
V	Pipeline Stages	28
0.20	Overview	29
0.20.1	Fetch Stage	29
0.20.2	Decode Stage	29
0.20.3	Execute Stage	29
0.20.4	Memory Stage	30
0.20.5	Write-Back Stage	30
0.21	Intermediate Buffers	30
0.21.1	IF/ID Buffer	30
0.21.2	ID/EX Buffer	31
0.21.3	EX/M Buffer	31

0.21.4	M/WB Buffer	32
0.22	Special Workflows	32
0.22.1	CALL Workflow	32
0.22.2	RET Workflow	32
0.22.3	Interrupt Workflow	33
0.22.4	RTI Workflow	33
VI	Pipeline Hazards and solutions	34
0.23	Structural Hazards	35
0.23.1	Detection	35
0.23.2	Handling	35
0.24	Data Hazards	35
0.24.1	Detection	36
0.24.2	Handling	36
0.25	Control Hazards	37
0.25.1	Detection	37
0.25.2	Handling	37
0.26	Software Solutions	37
VII	Memory Cache Design	39
0.26.1	Intuition and Assumptions	40
0.26.2	Caches Size	40
0.26.3	Workflow	41
VIII	Implementation Overview	45
0.27	Completeness	46
0.28	Functionality	46
0.29	General Notes	46
IX	Implementation Analysis	48
0.30	Provided Test Cases	49
0.30.1	One Operand Test Case	49
0.30.2	Two Operand Test Case	53
0.30.3	Memory Test Case	60

0.30.4	Branch Test Case	64
0.30.5	Branch Prediction Test Case	69
0.30.6	Memory Cache Test Case	71
0.31	Complete Hazard Analysis	71
0.32	Hazard Detection Unit	71
0.33	Dynamic Branch Prediction	71

List of Figures

1	Overall System Design	4
2	Branch Prediction Unit Diagram	6
3	Branch Address Unit Diagram	8
4	Register File Diagram	9
5	PC Navigator Diagram	12
6	Hazard Detection Unit Diagram	35
7	Cache Design	43
8	Data Cache R/W	44
9	One Operand Full Code Output wave 1	49
10	One Operand Full Code Output wave 2	50
11	One Operand No Forwarding Output wave 1	50
12	One Operand No Forwarding Output wave 2	51
13	One Operand NOPs Solution Output wave 1	51
14	One Operand NOPs Solution Output wave 2	52
15	One Operand NOPs Solution Output wave 3	53
16	Two Operand Full Code Output wave 1	54
17	Two Operand Full Code Output wave 2	54
18	Two Operand Full Code Output wave 3	55
19	Two Operand No Forwarding Output wave 1	56
20	Two Operand No Forwarding Output wave 2	56
21	Two Operand No Forwarding Output wave 3	57
22	Two Operand NOPs Solution Output wave 1	58
23	Two Operand NOPs Solution Output wave 2	58
24	Two Operand NOPs Solution Output wave 3	59
25	Two Operand NOPs Solution Output wave 4	59
26	Memory Full Code Output wave 1	60
27	Memory Full Code Output wave 2	60
28	Memory Full Code Output wave 3	61

29	Memory No Forwarding Output wave 1	61
30	Memory No Forwarding Output wave 2	62
31	Memory No Forwarding Output wave 3	62
32	Memory NOPs Solution Output wave 1	63
33	Memory NOPs Solution Output wave 2	63
34	Memory NOPs Solution Output wave 3	64
35	Memory NOPs Solution Output wave 4	64
36	Branch Full Code Output wave 1	65
37	Branch Full Code Output wave 2	65
38	Branch Full Code Output wave 3	66
39	Branch Full Code Output wave 4	66
40	Branch Full Code Output wave 5	67
41	Branch No Flush Output wave 1	67
42	Branch No Flush Output wave 2	68
43	Branch No Flush Output wave 3	68
44	Branch No Flush Output wave 4	69
45	Branch Prediction Full Code Output wave 1	69
46	Branch Prediction Full Code Output wave 2	70
47	Branch Prediction Full Code Output wave 3	70
48	Branch Prediction Full Code Output wave 4	71

List of Tables

1	One Operand Instruction Mapping	15
2	Two Operand Instruction Mapping	16
3	Memory Instruction Mapping	17
4	One Operand Instruction Mapping	17
5	One Operand Instruction Control Signals Part I	21
6	One Operand Instruction Control Signals Part II	21
7	Two Operands Instruction Control Signals Part I	22
8	Two Operands Instruction Control Signals Part II	22
9	Immediate Operand Instruction Control Signals Part I	23
10	Immediate Operand Instruction Control Signals Part II	23
11	Data Instruction Control Signals Part I	24
12	Data Instruction Control Signals Part II	24
13	Stack Instruction Control Signals Part I	25
14	Stacks Instruction Control Signals Part II	25
15	Jumpers Instruction Control Signals Part I	26
16	Jumpers Instruction Control Signals Part II	26
17	Specials Instruction Control Signals Part I	26
18	Specials Instruction Control Signals Part II	26

Part I

Introduction

0.1 Abstract

This report describes our design and implementation of the 5-stage pipelined processor, that follows Harvard architecture.

This report contains:

- Overall system blocks and connections.
- Functionalities of the different blocks.
- Hazard solutions.
- Memory cache system design.
- Implementation and analysis of the full processor.

Part II

Overall System Design




Figure 1: Overall System Design

0.2 Overall System Design Schema

Figure 1 shows the overall system design in detail. Each unit is described in details in its section.

0.3 Memory Specs

The CPU follows Harvard architecture and thus uses the following 2 separate memory units:

- Instructions Memory: Read-only, stores instructions.
 - **Word Width:** 16 bits.
 - **Address Bus Width:** 32 bits.
 - **Data Bus Width:** 16 bits.
 - **Total Number of Words:** 2^{32} words.
- Data Memory: Read-Write, stores data and the stack.

- **Word Width:** 16 bits.
- **Address Bus Width:** 32 bits.
- **Data Bus Width:** 32 bits.
 - The higher bits (31 down to 16) are data at address A .
 - The lower bits (15 down to 0) are data at address $A+1$ ($A-1$ for stack) .
 - where $A \bmod 2 = 0$.
 - On data read, data-memory loads data bus with data from A and $A+1$.
 - On data write, data-memory stores data from data bus to both A and $A+1$ addresses.
 - On stack read, data-memory loads data bus with data from A and $A-1$.
 - On stack write, data-memory stores data from data bus to both A and $A-1$ addresses.
- **Total Number of Words:** 2^{32} words.

0.4 PC Control Unit

0.4.1 Inputs

- IF Flush (1 bit)
- Stall Signal (1 bit)
- RESET Signal (1 bit)
- Interrupt Signal (1 bit)
- Current OPCode (7 bits)
- Parallel Load PC Selector (1 bit)

0.4.2 Outputs

- PC Mux Selectors (3 bits)




Figure 2: Branch Prediction Unit Diagram

0.4.3 Logic

- If IF Flush == 1, Output = 001
- If PL PC Selector == 1, Output = 010
- If RESET == 1, Output = 011
- If OPCode == Call, Output = 100
- If Stall == 1, Output = 101
- Else, Output = 000

0.5 Dynamic Branch Prediction

Figure 2 shows the branch prediction unit.

0.5.1 Inputs

- Previous Hashed Address (4 bits)
- Current Hashed Address (4 bits)
- Update Bit (1 bit): *Taken or Not* to update FSM
- Enable Bit (1 bit): to enable FSM update
- OPcode (4 bits)

0.5.2 Outputs

- Taken (1 bit): predict whether the branch taken or not

0.5.3 Logic

- Updates the FSM corresponding to the hashed address.
- Checks whether the OPCode is of a conditional branch instruction.
- Outputs the prediction bit (*Taken or Not*) accordingly.

0.6 Branch Address Unit

Figure 3 shows the branch address unit.

0.6.1 Inputs

- Next PC Address (32 bits)
- Instruction Address (32 bits)
- Incremented PC Address (32 bits)
- Hashed Address (4 bits)
- OpCode (4 bits)
- CCR (3 bits)




Figure 3: Branch Address Unit Diagram

0.6.2 Outputs

- IF Flush (1 bit)
- Branch Address (32 bits)
- Feedback Hashed Address (4 bits)

0.6.3 Logic

- Check if OpCode is of a conditional branch instruction, if true:
 - Check whether PC Next Address is equal to Instruction Address
 - If true:
 - * IF Flush = 0, Branch Address = Instruction Address
 - If false:
 - * IF Flush = 1, Branch Address = Instruction Address
- Else:
 - IF Flush = 0, Branch Address = PC Next Address




Figure 4: Register File Diagram

0.7 Register File

Figure 4 shows the register file.

0.7.1 Registers

All internal registers are 32bit in width. Each one has a 4bit address to select it, either for reading or writing.

- 8 general purpose registers, addresses (0 to 7).
- Stack pointer (SP) register with address = 8.

0.7.2 Inputs

- Dest Regs: 2×4 bits (for destination selection)
- SRC Regs: 2×4 bits (for source selection)
- Fetch Reg: 4 bits (for fetch branch register selection)
- WB values: 2×32 bits (for write back values)

- RESET 1 bit: async, clears all registers.
- BR_IO_ENBL: 2 bits (to determine whether the operation is OUT or branch)
 - 00 = Do Nothing
 - 10 = Out
 - 11 = Branch
- CLK: input operations are in rising edge, while output operations are in falling edge.

0.7.3 Outputs

- OP1: 32 bits (value of first operand (src0))
- OP2: 32 bits (value of second operand (src1))
- Fetch Value: 32 bits (value of branch address required by fetch)
- Instruction Address: 32 bits (value of branch address)
- OUT Port: 32 bits (IO output port)

0.7.4 Logic

The register selector acts like a decoder to select the required operation and the register on which the operation performed. It operates in the following manner:

- if RESET == 1, then:
 - All registers are set to 0.
- Else
 - Do normal read/write operations based on Src and Dest Regs, as well as WB values.
 - if BR_IO_ENBL == 10, then:
 - * Output from first Src Reg to OUT Port.
 - Else if BR_IO_ENBL == 11, then:
 - * Output from first Src Reg to Instruction Address.

0.8 ALU

0.8.1 Inputs

- ALUop: 4 bits (refer to ALU Operations below)
- Operands: 2×32 bits (2 input operands)

0.8.2 Outputs

- ALUout: 32 bits (operation result)
- CCR: 3 bits

0.8.3 ALU Operations

- 0000 – NOP – (no operation)
- 0001 – INC – (first operand + 1)
- 0010 – DEC – (first operand - 1)
- 0011 – ADD – (first operand + second operand)
- 0100 – SUB – (first operand - second operand)
- 0101 – AND – (first operand && second operand)
- 0110 – OR – (first operand || second operand)
- 0111 – NOT – (!first operand)
- 1000 – SHL – (shift first operand to the left with the value of second operand)
- 1001 – SHR – (shift first operand to the right with the value of second operand)
- 1010 – INC2 – (first operand + 2)
- 1011 – DEC2 – (first operand - 2)
- 1100 – SWAP – (first operand = second operand & second operand = first operand)




Figure 5: PC Navigator Diagram

0.8.4 Logic

- ALU performs the operation and changes the CCR accordingly.
- The input operands of the ALU are multiplexed between forwarded data and register data, with selectors from data forwarding unit.

0.9 PC Navigator

Figure 5 shows the PC Navigator.

0.9.1 Inputs

- Interrupt Bit (1 bit)
- OPCode Signals (2 bits): to check whether the operation is RET or RTI
- Previous SP (32 bits): to increment or decrement it correspondingly to access Data Memory
- MEM OUT (32 bits): loaded PC from memory

0.9.2 Outputs

- Stall Signal (1 bit)
- New SP (32 bits)
- PC Selector (1 bit): to enable PC parallel load from Data Memory
- Loaded PC Value (32 bits)

0.9.3 Logic

- The Operation Checker checks the OPCode Signals and Interrupt Bit to check whether the operation is RET, RTI or Interrupt and produces its signals accordingly:
 - PC Return Enable is set.
 - Counter is set to 0 for RET, 1 for RTI and Interrupt.
 - Operation Selector is issued to the Adder/Subtractor to change the value of SP.
- Stall Counter enables stall for memory stage and all previous stages. It's set to 0 for RET, 1 for RTI and Interrupt.
- Adder/Subtractor is used to update the SP every stall cycle, to get the right data from the memory.
- PC Return issues a signal to the PC Control Unit to enable parallel load from data memory and passes the loaded PC value.
- RET doesn't stall any cycles, as it only loads PC value from data memory.
- RTI stalls only one cycle, as it loads PC value from data memory and then loads CCR.
- Interrupt, also, stalls only one cycle, as it pushes CCR into stack and then pushes PC into stack.

Part III

Instruction Format

0.10 One Operand Operations

- 4 bits (1111) for one operand instructions.
- 3 bits to define instruction.
- 3 bits for destination register.
- 1 bit to define the memory slots occupied by the instruction.
- Total of 11 bits, padded with 5 0's to fit 16 bits.

Table 1: One Operand Instruction Mapping

Operation	OpCode	Destination	16 32	Conditions
IN	1111000	000:111	0	_____
NOT	1111001	000:111	0	if !Rdst=0,Z=1 if !Rdst<0,N=1
INC	1111010	000:111	0	if Rdst+1=0,Z=1 if Rdst+1<0,N=1
DEC	1111011	000:111	0	if Rdst-1=0,Z=1 if Rdst-1<0,N=1
OUT	1111100	000:111	0	_____

0.11 Special Operations

- NOP (0000000000000000).
- END (1110000000000000).

0.12 Two Operand Operations

- 4 bits to define instruction.
- 3 bits for each of Rsrc1, Rsrc2 and Rdst.
- 1 bit to define the memory slots occupied by the instruction.
- 16 bits for immediate values.

- Total of 14 bits in most cases with some exceptions mentioned below.

Table 2: Two Operand Instruction Mapping

Operation	OpCode	Rsrc1	Rsrc2	Rdst	imm	16 32	Conditions
SWAP	0001	000:111	—	000:111	—	0	—
ADD	0010	000:111	000:111	000:111	—	0	if Result=0,Z=1 if Result<0,N=1
SUB	0011	000:111	000:111	000:111	—	0	if Result=0,Z=1 if Result<0,N=1
AND	0100	000:111	000:111	000:111	—	0	if Result=0,Z=1 if Result<0,N=1
OR	0101	000:111	000:111	000:111	—	0	if Result=0,Z=1 if Result<0,N=1
SHL	0110	000:111	—	—	16 bits	1	update carry flag
SHR	0111	000:111	—	—	16 bits	1	update carry flag
IADD	1000	000:111	—	000:111	16 bits	1	if Result=0,Z=1 if Result<0,N=1

0.13 Memory Operations

- 4 bits to define instruction.
- 3 bits for destination register.
- 1 bit to define the memory slots occupied by the instruction.
- 16 bits for immediate values.
- 20 bits for effective addresses.
- Total of 8 bits with no immediate values or effective addresses.
- Total of 24 bits with immediate values.
- Total of 28 bits with effective addresses.

Table 3: Memory Instruction Mapping

Operation	OpCode	Rdst	imm	EA	16 32	Conditions
PUSH	1001	000:111	—	—	0	_____
POP	1010	000:111	—	—	0	_____
LDM	1011	000:111	16 bits	—	1	_____
LDD	1100	000:111	—	20 bits	1	_____
STD	1101	000:111	—	20 bits	1	_____

0.14 Branch and Change Control Operations

- 4 bits (0000) for branching instructions.
- 3 bits to define instruction.
- 3 bits for destination register.
- 1 bit to define the memory slots occupied by the instruction.
- Total of 11 bits, padded with 5 0's to fit 16 bits.

Table 4: One Operand Instruction Mapping

Operation	OpCode	Destination	16 32	Conditions
JZ	0000001	000:111	0	_____
JMP	0000010	000:111	0	_____
CALL	0000011	000:111	0	_____
RET	0000100	—	0	_____
RTI	0000101	—	0	_____

Part IV

Control Unit (Signals)

0.15 Overview

Control unit is responsible for generating the control signals that are used to activate several operations throughout the pipeline. Also, it's responsible for the extraction of specific information from instruction bits.

- It communicates with:
 - IF/ID buffer: for reading the instruction bits.
 - ID/EX buffer: for writing the appropriate registers, ALUop and signals.
 - Register file: for selecting the registers needed to be read (Rsrc1 and Rsrc2).
 - Hazards units (HDU and Branch Address Unit): for sending enables and needed signals.
- Unit Interface:
 - Inputs:
 - * Instruction Bits (32 bits)
 - * Interrupt bit (1 bit)
 - Outputs:
 - * Rsrc2_val (32 bits) for immediate values or effective addresses
 - * Rsrc1_sel (4 bits)
 - * Rsrc2_sel (4 bits)
 - * Rdst1_sel (4 bits)
 - * Rdst2_sel (4 bits) used only in case of swap
 - * Branch/IO Enable (2 bits)
 - * OP2_sel (1 bit)
 - * SP Enable (1 bit)
 - * OpCode (7 bits)
 - * Branch Enable (1 bit)
 - * ALUop (4 bits)
 - * R/W Control Signal (2 bits)
- Interpretation:

- **Rsrc2_val (32 bits):** occupies a single place in the ID/EX buffer. However, it's used in many different ways. It can be used as a register value extracted from register file. it can be used as an immediate value extracted from IF/ID buffer. Also, it can hold the stack pointer address, as well as the effective address (EA) sent to the memory for reading or writing.
- **Rdst2 (4 bits):** only used when dealing with a SWAP instruction, thus we need Op1 and Op2 and their new selectors.
- **OP2_sel (1 bit):** determines the value of Rsrc2 register in ID/EX buffer, whether it's immediate or register value.
- **Branch/IO Enable (2 bits):** informs the register file what operation of these are we executing (No/Out/Branch), however *Branch Enable* (1 bit) interacts with the Branch Address Unit, informing it what type of OpCode are we dealing with (branching or not).

0.16 Control Signals

In this section, instructions are divided into seven types based on the signals produced:

- One Operand (not,inc,dec,out,in).
- Two Operands (add,sub,and,or).
- Immediate Operand (iadd,shl,shr,ldm).
- Data (ldd,std).
- Stack (push,pop,call,ret,rti).
- Jump (jz, jmp).
- Special (nop,swap,reset,int).

0.16.1 One Operand Instructions

- IB[31:0] are the instruction bits.

- Inserting (1111) to Rsrc/Rdst selectors informs the register file not to output any register values.
- 'x' indicates don't care.
- 0000 at the ALUop indicates no operation.
- Rsrc1_sel is the same as Rdst1_sel.

Table 5: One Operand Instruction Control Signals Part I

Instruction	OPCode	ALUop	Rsrc1 selector	Rsrc2 selector	Rdst1 selector	Rsrc2 value
NOT	IB[31:25]	0111	0 and IB[24:22]	1111	0 and IB[24:22]	x
INC	IB[31:25]	0001	0 and IB[24:22]	1111	0 and IB[24:22]	x
DEC	IB[31:25]	0010	0 and IB[24:22]	1111	0 and IB[24:22]	x
OUT	IB[31:25]	0000	0 and IB[24:22]	1111	0 and IB[24:22]	x
IN	IB[31:25]	0000	0 and IB[24:22]	1111	0 and IB[24:22]	x

Table 6: One Operand Instruction Control Signals Part II

Instruction	OP2 selector	Rdst2 (swap)	Branch /IO Enable	SP Enable	Branch Enable	R/W Control Signal
NOT	x	1111	00	0	0	00
INC	x	1111	00	0	0	00
DEC	x	1111	00	0	0	00
OUT	x	1111	01	0	0	00
IN	x	1111	10	0	0	00

0.16.2 Two Operand Instructions

- OP2_sel: 0 the register value and 1 the imm/ea value.

Table 7: Two Operands Instruction Control Signals Part I

Instruction	OPCode	ALUop	Rsrc1 selector	Rsrc2 selector	Rdst1 selector	Rsrc2 value
ADD	IB[31:25]	0011	0 and IB[27:25]	0 and IB[24:22]	0 and IB[21:19]	x
SUB	IB[31:25]	0100	0 and IB[27:25]	0 and IB[24:22]	0 and IB[21:19]	x
AND	IB[31:25]	0101	0 and IB[27:25]	0 and IB[24:22]	0 and IB[21:19]	x
OR	IB[31:25]	0110	0 and IB[27:25]	0 and IB[24:22]	0 and IB[21:19]	x

Table 8: Two Operands Instruction Control Signals Part II

Instruction	OP2 se- lector	Rdst2 (swap)	Branch /IO Enable	SP En- able	Branch Enable	R/W Control Signal
ADD	0	1111	00	0	0	00
SUB	0	1111	00	0	0	00
AND	0	1111	00	0	0	00
OR	0	1111	00	0	0	00

0.16.3 Immediate Operand Instructions

- Rsrc1_sel is the same as Rdst1_sel, in SHL and SHR cases. However, in IADD case, it's a different register and in LDM case, there's no need for Rsrc, it's just a destination.
- In IADD case, Rsrc != Rdst.
- In LDM case, there's no Rsrc, it's Rdst.
- Rsrc2_val is the immediate value extracted from the IF/ID buffer.
- R/W memory (11) is write and (10) is read.

- Sign extend unit is used to adjust the (16 bits) immediate value to (32 bits).
- SE: sign extend enable (0/1).

Table 9: Immediate Operand Instruction Control Signals Part I

Instruction	OPCode	ALUOp	Rsrc1 selector	Rsrc2 selector	Rdst1 selector	Rsrc2 value
IADD	IB[31:25]	0011	0 and IB[27:25]	1111	0 and IB[24:22]	0XSE and IB[15:0]
SHL	IB[31:25]	1000	0 and IB[27:25]	1111	0 and IB[27:25]	0XSE and IB[15:0]
SHR	IB[31:25]	1001	0 and IB[27:25]	1111	0 and IB[27:25]	0XSE and IB[15:0]
LDM	IB[31:25]	0000	1111	1111	0 and IB[27:25]	0XSE and IB[15:0]

Table 10: Immediate Operand Instruction Control Signals Part II

Instruction	OP2 se- lector	Rdst2 (swap)	Branch /IO Enable	SP En- able	Branch Enable	R/W Control Signal
IADD	1	1111	00	0	0	00
SHL	1	1111	00	0	0	00
SHR	1	1111	00	0	0	00
LDM	1	1111	00	0	0	11

0.16.4 Data Instructions

Note that:

- Effective address does not need a sign extend, that's why it's always zero extended with only 12 bits.

- OP2_sel is 1 to pass the EA.
- R/W memory (11) is write and (10) is read.

Table 11: Data Instruction Control Signals Part I

Instruction	OPCode	ALUop	Rsrc1 selector	Rsrc2 selector	Rdst1 selector	Rsrc2 val
LDD	IB[31:25]	0000	0 and IB[27:25]	1111	1111	0x000 and IB[19:0]
STD	IB[31:25]	0000	1111	1111	0 and IB[27:25]	0x000 and IB[19:0]

Table 12: Data Instruction Control Signals Part II

Instruction	OP2 se- lector	Rdst2 (swap)	Branch /IO Enable	SP En- able	Branch Enable	R/W Control Signal
LDD	1	1111	00	0	0	10
STD	1	1111	00	0	0	11

0.17 Stack Instructions

- Rsrc2_val is the stack pointer, as it's the address of the operation.
- ALUop's Inc2 and Dec2 are used to manipulate the stack pointer, thus the output of the ALU will be the new stack pointer.
- In case of Call, Rsrc1_sel is none, as no register is used. It is the PC pushed at the memory.
- In case of Call, Rdst1_sel, is the register holding the new address.
- In case of Ret and Rti, no registers are affected, as the PC is updated at the fetch stage.

- R/W memory (11) is write and (10) is read.

Table 13: Stack Instruction Control Signals Part I

Instruction	OPCode	ALUop	Rsrc1 selector	Rsrc2 selector	Rdst1 selector	Rsrc2 val
PUSH	IB[31:25]	1011	0 and IB[27:25]	1111	1111	SP(32 bits)
POP	IB[31:25]	1010	1111	1111	0 and IB[27:25]	SP(32 bits)
CALL	IB[31:25]	1011	1111	1111	0 and IB[27:25]	SP(32 bits)
RET	IB[31:25]	1010	1111	1111	1111	SP(32 bits)
RTI	IB[31:25]	1100	1111	1111	1111	SP(32 bits)

Table 14: Stacks Instruction Control Signals Part II

Instruction	OP2 se- lector	Rdst2 (swap)	Branch /IO Enable	SP En- able	Branch Enable (JZ)	R/W Control Signal
PUSH	1	1111	00	1	0	11
POP	1	1111	00	0	0	10
CALL	1	1111	00	0	0	11
RET	1	1111	00	0	0	10
RTI	1	1111	00	0	0	10

0.18 Jump Instructions

- Rsrc1_sel is the address we are jumping to, that's why we need to verify that our prediction at the JZ case is correct.
- Branch/IO Enable is (11) as it is a branching instruction.
- Branch enable (1) to detect if the JZ operated correctly.

Table 15: Jumpers Instruction Control Signals Part I

Instruction	OPCode	ALUop	Rsrc1 selector	Rsrc2 selector	Rdst1 selector	Rsrc2 val
JMP	IB[31:25]	0000	1111	1111	1111	x
JZ	IB[31:25]	0000	0 and IB[27:25]	1111	1111	x

Table 16: Jumpers Instruction Control Signals Part II

Instruction	OP2 se- lector	Rdst2 (swap)	Branch /IO Enable	SP En- able	Branch Enable (JZ)	R/W Control Signal
JMP	x	1111	11	0	0	00
JZ	x	1111	11	0	1	00

0.19 Special Instructions

There's no interrupt instruction, but there's a bit called Interrupt, sent to the Control Unit as an input to indicate an interrupt signal was triggered.

Table 17: Specials Instruction Control Signals Part I

Instruction	OPCode	ALUop	Rsrc1 selector	Rsrc2 selector	Rdst1 selector	Rsrc2 val
NOP	IB[31:25]	0000	1111	1111	1111	x
SWAP	IB[31:25]	0000	0 and IB[27:25]	0 and IB[24:22]	0 and IB[24:22]	x
Reset	IB[31:25]	0000	1111	1111	1111	x
Int	IB[31:25]	0000	1111	1111	1111	x

Table 18: Specials Instruction Control Signals Part II

Instruction	OP2 selector	Rdst2 (swap)	Branch /IO Enable	SP Enable	Branch Enable (JZ)	R/W Control Signals
NOP	x	1111	00	0	0	00
SWAP	0	0 and IB[27:25]	00	0	0	11
Reset	x	1111	00	0	0	00
Int	x	1111	00	0	0	00

Part V

Pipeline Stages

0.20 Overview

This section discusses the 5 stages of our system and their functionalities.

0.20.1 Fetch Stage

- Responsible for fetching the next instruction.
- Can take two cycles in case of 32-bit instructions.
- Contains a branch prediction unit to determine the next address to be fetched in case of branching.
- Outputs the instruction bits into IF/ID Buffer.
- Reads from register file in the second half of cycle.

0.20.2 Decode Stage

- Responsible for decoding the instruction bits into control signals.
- Outputs the corresponding signals to ID/EX Buffer.
- Contains register file to output operand values and register-related operations.
- Determines the correct branch address in case of branching instructions by using Branch Address Unit.
- Reads from register file in the second half of cycle.
- Reads IN port, in case of IN operation and propagates it to be written in Write-Back stage.

0.20.3 Execute Stage

- Responsible for ALU operations.
- Determines the correct ALU output and pass it with other signals to EX/M Buffer.
- The ALU operations and CCR update are done in the first half of cycle (to avoid *JZ* branch hazards).

0.20.4 Memory Stage

- Responsible for Data Memory IO.
- Returns stored PC, in case of *RET* and *RTI*.
- Stores PC and CCR, in case of interrupt.

0.20.5 Write-Back Stage

- Responsible for passing correct output values to the destination registers.
- Write back is done in the first half of cycle.

0.21 Intermediate Buffers

Each buffer has internal latches. The buffer updates its latches when any input changes, regardless of clock. The buffer outputs the value of the internal latches at the **rising edge** of the clock.

Flush signal takes precedence over stall signal. That's it, if the buffer received both flush and stall, it must flush its internal buffers.

0.21.1 IF/ID Buffer

Registers

- Instruction Register (32 bits)
- Next Address Register (32 bits)
- Incremented PC Register (32 bits)
- Hashed Address Register (4 bits)
- Interrupt Register (1 bit)

Control Signals

- Flush: clear buffer (1 bit)
- Stall: freeze buffer (1 bit)

0.21.2 ID/EX Buffer

Registers

- Operand Registers (2X32 bits)
- Destination Register (2X4 bits)
- Destination Register Value (32 bits)
- OpCode Register (7 bits)
- ALU Operation (4 bits)
- R/W Register (2 bits)
- Interrupt Register (1 bit)

Control Signals

- Stall (IN): freeze buffer (1 bit)
- Destination Register (OUT) (4 bits)

0.21.3 EX/M Buffer

Registers

- ALUout Register (32 bits)
- MEM IN Register (32 bits)
- Memory Address (32 bits)
- Opcode Register (7 bits)
- Destination Register (2X4 bits)
- Destination Register Value (2X32 bits)
- R/W Register (2 bits)
- Interrupt Register (1 bit)

Control Signals

- Destination Register (OUT) (4 bits)

0.21.4 M/WB Buffer

Registers

- ALUout (32 bits)
- MEM OUT (32 bits)
- OpCode (7 bits)
- Destination Register (2X4 bits)
- Destination Register Value (2X32 bits)

0.22 Special Workflows

0.22.1 CALL Workflow

- Rdest value is loaded in fetch stage (like branches) and stored in PC.
- The current value of PC is propagated through the pipe, until it reaches the memory stage, where it's stored in data memory.

0.22.2 RET Workflow

- Compiler inserts 3 NOPs after each RET instruction to avoid any hazards.
- Once the RET operation reaches the memory stage it loads the PC value from stack (like a normal POP) and uses PC Navigator to write it to the PC.
- **NOTE:** Data hazards related to SP are handled normally through hazard detection unit.

0.22.3 Interrupt Workflow

- Interrupt signal is passed to the PC Control Unit and IF/ID Buffer, the fetch stage is stalled for two cycles to fetch the interrupt address and the Interrupt Bit propagates through the whole pipe, until it reaches the memory stage.
- In the memory stage, the interrupt stalls the pipe one cycles to be able to push both PC and CCR into stack.

0.22.4 RTI Workflow

- Compiler inserts 3 NOPs after each RTI instruction to avoid any hazards.
- Once the RTI operation reaches the memory stage it loads the PC value from stack (like a normal POP) and uses PC Navigator to write it to the PC.
- However, RTI stalls the pipe for one cycle to be able to load CCR, too.
- **NOTE:** Data hazards related to SP are handled normally through hazard detection unit.

Part VI

Pipeline Hazards and solutions

0.23 Structural Hazards

0.23.1 Detection

The structural hazard occurs in data memory and register file.

0.23.2 Handling

The structural hazard in data memory is solved by using 2 memory units, one for instructions and one for data.

However, structural hazard in register file is handled by forcing the write back to happen in the first half of the clock cycle and register reading from decode and fetch to happen in the second half.

0.24 Data Hazards

Figure 6 shows the hazard detection unit.




Figure 6: Hazard Detection Unit Diagram

0.24.1 Detection

Hazard Detection Unit (HDU)

HDU consists of 3 parts:

- **OPCode Checker:** checks the opcode of the current instruction to check whether it will cause data hazard or not. Also, it checks for *load-use case*, in order to activate the stall signal.
- **Register Comparator:** compares the decode source registers with the destination registers of the execute and memory stages. Also, it compares the execute source registers with the destination registers of the memory stage.
- **Output Unit:** outputs stall signal in case of load and pop instructions (considering the branch special case). Also, it outputs ALU and decode operands selectors.

0.24.2 Handling

Stall

Occurs only at Fetch and Decode stage, due to load(pop) use case.

- Fetch same instruction (don't increment the program counter).
- Latch IF/ID buffer with the same values.
- Freeze Decode stage.
- Clear ID/EX buffer.

Data Forwarding

- EX/MEM buffer – > Execute / Decode.
- ID/EX buffer – > Decode.

0.25 Control Hazards

0.25.1 Detection

The branch address calculation occurs in the Decode stage. So, the hazard might affect only the Fetch stage, which will be flushed in case of wrong address prediction.

0.25.2 Handling

- At Fetch stage, always check the branch predictor and calculate the next address accordingly.
- At Decode stage, we have a *Branch Address Unit* that checks whether the OPCode is of a branch operation. If so, it passes the address to the program counter and compares the correct address with the address of the counter to decide whether to flush the Fetch stage or not.

Flush

Occurs only at Fetch Stage, due to wrong branch prediction at Decode stage.

- Load new address in the program counter.
- Remove fetched instructions from IF/ID buffer.

Dynamic Branch Prediction

We use 2-bit branch predictor, which is a hash table of *Finite State Machines* (FSMs) to predict whether the branch will be taken (1) or not (0) at each individual branch address.

0.26 Software Solutions

There are some specialized software solutions done by the compiler. It can be summarized in:

- Insertion of 1 NOP before each JZ operation to avoid data hazards in CCR.

- Insertion of 1 NOP before each STD and PUSH operation to avoid data hazards due to delay in data memory.
- Insertion of 4 NOPs after each RTI or RET operation to avoid unnecessary instruction fetch.
- Insertion of 4 NOPs before each CALL or JMP operation to have enough time for all results to be written back to register file, as JMP and CALL don't activate branch address check in decode stage.

Part VII

Memory Cache Design

0.26.1 Intuition and Assumptions

Since data bus is 16 – *bits* in width i.e. *word*, so the following sizes are in terms of *words*.

Since we are dealing with ONE main memory that contains all the Data and Instructions, and two caches one for Data and the other is for Instructions.

This Design proposes to divide the Main memory into two parts, one for Data and one for Instructions, the upper most part is saved for Data from *address* 00000000000 to 01111111111, while the Instructions *address* starts from 10000000000 to 11111111111.

Considering this, the *LSB* of the address will indicate whether that address is corresponding to an instruction (1) or data (0).

These assumptions allow us to:

- Limit collisions (conflicts) since for each Cache the tag size is reduced to only two bits since the actual address is 10 bits.
- Create an internal pipeline between the instruction cache and data cache, since the instruction cache is used only for reading, and filled periodically, more on that on section Workflow.
- No dirty bit array is used for instruction cache.

0.26.2 Caches Size

What is Given:

- Main memory: $4KB = 2^{12}B = 2^{11}W$
- Cache Size: $512Bytes = 256Words$
- Block Size: $16B = 8W$
- Number of Rows/Slots: 32
- Number of Caches: 2 one for Data and one for Instructions.

Sizes:

- Each Cache is $256Words$

- Tags are 2 bits in width.
- Validity is only 1 bit.
- Dirty bit is used only in case of Data cache.
- Extra bits required in total: $32 * (2 + 1) + 16 * (1) = 112bits$

0.26.3 Workflow

General Cache Design

As proposed in the Intuition and Assumptions section, two caches exist in the design.

In order to increase efficiency; we propose this fig.7:

- Initially the instruction cache is filled with the first *Block*.
- The program will start working as usually...
- If No memory instruction is produced, this means the Memory is Ideal..
- The Cache Controller requests more *Blocks* of Instructions from main memory.
- Meanwhile if Data is required from memory to be read or written, it will wait until the current block is retrieved then the required *Data* will be provided.
- Then the *Data* request will be full-filled.
- This means that Data Memory has higher priority unless the instruction cache is empty.

The following algorithm may make things more clear...

What makes this algorithm efficient is these two information, One: the Instruction cache can be written periodically, Two: the Rate of Memory Instruction is very low and the Number of memory instruction (such as *SW* and *LD*) is less than other Instructions.

Algorithm 1: Cache Controller

```

while True do
  if Instruction Cache is Empty then
    | Fetch the Next Instruction.;
  else if Memory is Free to be Used then
    | Fetch the Next Instruction.;
  else
    if there is a Data Memory Instruction then
      if Memory is Busy then
        | Queue it next;
      else
        | Operate Now;
      end
    end
  end
end

```

Data Cache Design

In the following flowchart fig.8 we illustrate how read and write operations are handled in our system.

Notes:

- These operations are related to *Data* cache.
- When Valid bit equals 0, this means it's not valid, and vv.
- When Dirty bit equals 0. this means the block is not modified, and vv.
- *CircleA* is responsible for reading from main memory.
- *CircleB* is responsible for writing into main memory (Replacement).
- Replacement occurs only when read is demanded let's see why:
 - when dirty bit is set, and that exact same block is needed for read or write operation
 - If it's needed for read operation then the old block will be written first, then the ordered block will be read, this is ordinary Replacement.




Figure 7: Cache Design

- and if it's needed for write operation, then if it's not valid or missed ordinary Replacement is requested,
- but if it was valid and tag is matched then we don't need to check the dirty bit **data can be overwritten without updating the main memory** and the dirty bit is set anyway.




Figure 8: Data Cache R/W

Part VIII

Implementation Overview

0.27 Completeness

The processor is completely implemented except for **memory cache system**, which is already designed. However, we ran out of time trying to integrate it to our current implementation.

So, we reverted back to the two memories, *Harvard* architecture. However, we included the cache system design in this report to share our thinking.

0.28 Functionality

The implemented processor, with *Harvard* architecture, completely works with correct functionalities and hazard handling.

However, we still have the following issues:

- Some instructions cause data hazards, that can't be completely solved by HDU. So, we had to use some software solutions to handle it, due to time constraints (Refer to 0.26).

0.29 General Notes

- In our implementation, the data memory is divided into **two parts**. In order to handle the 32-bit bus with the 16-bit width. **Even addresses** are written to one part and **odd addresses** are written to the other. The input address to the whole data memory is even, then the data memory receives this address and extract the corresponding odd address. Data memory is implemented this way, in order to be able to read or write an entire 32-bit entry in one cycle.
- Fetch stage outputs a single *NOP* instruction, in case of *Interrupt*, *CALL*, *JZ* and *JMP*, due to the delay of reading data (PC values or branch address) from register file.
- Flushing happens only to the fetch stage, in case of incorrect predicted branch address for *JZ* instruction.
- The compiler should add an extra instruction *END* to the end of the assembly program to mark the end of the code and terminate the simulator.

- We used *ghdl* as a *VHDL* compiler and *GTKWave* as a simulator throughout the development process for fast development and debugging. We included our development setup, along with the main deliverables of the project.

Part IX

Implementation Analysis

0.30 Provided Test Cases

In this section, we provide the output wave for the provided test cases. We show both full code results and the results of disabled hazard handling. Also, we show the wave of handling hazards through NOPs.

0.30.1 One Operand Test Case

Full Code

The figures 9 and 10 show the output wave of full code.




Figure 9: One Operand Full Code Output wave 1




Figure 10: One Operand Full Code Output wave 2

No Forwarding

The figures 11 and 12 show the output wave of code with no forwarding.




Figure 11: One Operand No Forwarding Output wave 1




Figure 12: One Operand No Forwarding Output wave 2

NOPs Solution

The figures 13, 14 and 15 show the output wave of code with NOPs solution.




Figure 13: One Operand NOPs Solution Output wave 1




Figure 14: One Operand NOPs Solution Output wave 2




Figure 15: One Operand NOPs Solution Output wave 3

0.30.2 Two Operand Test Case

Full Code

The figures 16, 17 and 18 show the output wave of full code.




Figure 16: Two Operand Full Code Output wave 1




Figure 17: Two Operand Full Code Output wave 2




Figure 18: Two Operand Full Code Output wave 3

No Forwarding

The figures 19, 20 and 21 show the output wave of code with no forwarding.




Figure 19: Two Operand No Forwarding Output wave 1




Figure 20: Two Operand No Forwarding Output wave 2






Figure 21: Two Operand No Forwarding Output wave 3

NOPs Solution

The figures 22, 23, 24 and 25 show the output wave of code with NOPs solution.






Figure 24: Two Operand NOPs Solution Output wave 3




Figure 25: Two Operand NOPs Solution Output wave 4

0.30.3 Memory Test Case

Full Code

The figures 26, 27 and 28 show the output wave of full code.




Figure 26: Memory Full Code Output wave 1





Figure 27: Memory Full Code Output wave 2



The figures 29, 30 and 31 show the output wave of code with no forwarding.






Figure 30: Memory No Forwarding Output wave 2




Figure 31: Memory No Forwarding Output wave 3

NOPs Solution

The figures 32, 33, 34 and 35 show the output wave of code with NOPs solution.




Figure 32: Memory NOPs Solution Output wave 1








Figure 33: Memory NOPs Solution Output wave 2



Full Code

64








Figure 40: Branch Full Code Output wave 5

No Flush

The figures 41, 42, 43 and 44 show the output wave of code with NOPs solution.




Figure 41: Branch No Flush Output wave 1




Figure 42: Branch No Flush Output wave 2




Figure 43: Branch No Flush Output wave 3



Full Code

The screenshot shows a memory dump of the 'regs' register file. The registers are listed on the left, and their values are shown in hexadecimal. The values are mostly zero, with some non-zero values in r28, r29, r30, and r31.

Register	Value
r0	0x00000000
r1	0x00000000
r2	0x00000000
r3	0x00000000
r4	0x00000000
r5	0x00000000
r6	0x00000000
r7	0x00000000
r8	0x00000000
r9	0x00000000
r10	0x00000000
r11	0x00000000
r12	0x00000000
r13	0x00000000
r14	0x00000000
r15	0x00000000
r16	0x00000000
r17	0x00000000
r18	0x00000000
r19	0x00000000
r20	0x00000000
r21	0x00000000
r22	0x00000000
r23	0x00000000
r24	0x00000000
r25	0x00000000
r26	0x00000000
r27	0x00000000
r28	0x00000000
r29	0x00000000
r30	0x00000000
r31	0x00000000

Figure 45: Branch Prediction Full Code Output wave 1




Figure 46: Branch Prediction Full Code Output wave 2




Figure 47: Branch Prediction Full Code Output wave 3




Figure 48: Branch Prediction Full Code Output wave 4

0.30.6 Memory Cache Test Case

Memory cache system is not implemented.

0.31 Complete Hazard Analysis

0.32 Hazard Detection Unit

Disabling HDU can cause data hazards in consecutive instructions that uses same registers, also in instructions that uses the stack pointer.

We have shown the waves that illustrates the data hazards on the provided test cases. Also, we have shown that inserting NOPs between instructions that causes hazards can safely eliminate data hazards.

0.33 Dynamic Branch Prediction

The branch prediction occurs in fetch stage, which has no hazard handling. So, we count on decode stage to handle any possible problem in PC value. So, disabling branch prediction and flushing can cause wrong PC values that can't be adjusted. Consequently, that can cause infinite loops and wrong answers.

According to our design and implementation, this can't be solved by NOPs. So, the branch prediction should be enabled all the time.